

III-V MOSFETs for CMOS: Recent Advances in Process Technology

J. A. del Alamo

Microsystems Technology Laboratories, MIT

SEMICON-Korea 2014

Seoul, Korea, February 12-14, 2014

Acknowledgements:

- D. Antoniadis, A. Guo, L. Guo, D.-H. Kim, T.-W. Kim, D. Jin, J. Lin, W. Lu, A. Vardi, N. Waldron, L. Xia, X. Zhao
- Sponsors: Intel, FCRP-MSD, ARL, SRC, Sematech
- Labs at MIT: MTL, NSL, SEBL





Outline

1. Introduction: recent progress on InGaAs MOSFETs
2. InGaAs MOSFETs: process challenges and opportunities
 - Technology issue #1: MOS gate stack
 - Technology issue #2: ohmic contacts
 - Technology issue #3: self-aligned MOSFET architectures
 - Technology issue #4: 3D MOSFETs
3. Conclusions

InGaAs



High Electron Mobility Transistors



Main attractions of InGaAs:

- $\mu_e = 6,000 - 30,000 \text{ cm}^2/\text{V}\cdot\text{s}$ @ 300K
- $v_{inj} = 2.5 - 3.7 \times 10^7 \text{ cm/s}$ @ 300 K

InGaAs MOSFETs




Extraordinary recent progress of InGaAs MOSFETs


Technology issue #1: MOS gate stack

Challenge: metal/high-K oxide gate stack


- Fabricated through *ex-situ* process
- Very thin barrier (EOT ~ 0.5 nm)
- Low gate leakage ($I_G < 1$ A/cm² at $V_{GS} = 0.5$ V)
- Low D_{it} ($< 3 \times 10^{12}$ eV⁻¹.cm⁻² in top ~ 0.3 eV of bandgap and inside CB)
- Reliable



Interface quality: Al₂O₃/InGaAs vs. Al₂O₃/Si



Werner, JAP 2011





Brammertz, APL 2009

Close to E_c , Al₂O₃/InGaAs comparable D_{it} to Al₂O₃/Si interface

Buried-channel vs. surface channel?

Classic trade-off:

- Surface channel: high scalability but low mobility ($\mu_e < 2,000 \text{ cm}^2/\text{V}\cdot\text{s}$)
- Buried channel: high mobility but high EOT and $t_{\text{barr}} \downarrow \rightarrow \mu_e \downarrow$




InP good choice for barrier:

\rightarrow wide E_g , lattice matched to $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$

Urabe, ME 2011



HfO₂ vs. Al₂O₃ in buried-channel MOSFETs



Galatage - UT Dallas, 2012



HfO₂ (2 nm) directly on InP (1 nm):

- Low D_{it} close to E_C
- Steep subthreshold swing
- Low I_{off} (nA/ μm range)



Lin, IEDM 2012


HfO₂ in surface-channel MOSFETs



Lin, IEDM 2013


HfO₂ (2.5 nm) directly on InGaAs:

- Comparable S as buried-channel device
- EOT $\downarrow \rightarrow I_d \uparrow$
- Low ALD temperature key




Suzuki, JAP 2012

Pristine interface for high MOS quality



Semiconductor surface exposed immediately before MOS formation




Lin, IEDM 2012

- $S = 69 \text{ mV/dec}$ at $V_{DS} = 50 \text{ mV}$
- Close to lowest S reported in any III-V MOSFET: 66 mV/dec [Radosavljevic, IEDM 2011]

Technology issue #2: ohmic contacts



Challenge: nanometer-scale ohmic contacts with low R_c

- Tiny ($L_c < 30$ nm)
- Low contact resistance ($R_c < 50 \Omega \cdot \mu\text{m}$)
- Self-aligned to gate ($L_{\text{side}} < 10$ nm)



Contact-first process for Mo-InGaAs ohmic contacts





Fabrication process:



Lu, EDL 2014

- Achieved contacts with length down to 19 nm
- Contact-first process preserves high-quality interface

New "nano-TLM" test structure to characterize short contacts



$$R_{||} = \frac{R_{TLM}}{L_{Tx}} \operatorname{csch}\left(\frac{W}{L_{Tx}}\right)$$

$$R_x = \frac{R_{TLM}}{2L_{Tx}} \left[\operatorname{csch}\left(\frac{W}{L_{Tx}}\right) + \operatorname{coth}\left(\frac{W}{L_{Tx}}\right) \right] - \frac{R_{shm}W}{2L_c}$$

Lu, EDL 2014

Decouples impact of metal resistance on short contacts

Nanometer-scale Mo-InGaAs contacts

Mo on n⁺-In_{0.53}Ga_{0.47}As:



Dormaier JVSTB 2012

Singiseti APL 2008

Baraskar JAP 2013

Crook APL 2007


Lin JAP 2013



- R_c blows up for very small contacts with $L_c < L_t = 113 \text{ nm}$
- $R_c \sim 40 \Omega \cdot \mu\text{m}$ for $L_c \sim 20 \text{ nm}$
- Average $\rho_c = 0.69 \Omega \cdot \mu\text{m}^2$
- Contacts thermally stable up to 400°C




Lu, EDL 2014

Ni-InGaAs ohmic contact



Subramanian,
 JES 2012

Oxland, EDL 2012




Kim, IEDM 2010

- Ni diffused into InGaAs at 250°C
- Ni-InGaAs formed
- Unreacted Ni removed using HCl-based selective etchant
- $R_c \sim 50 \Omega \cdot \mu\text{m}$ demonstrated [Kim VLSI Tech 2013]

Technology issue #3: self-aligned MOSFET architectures


Challenge: ohmic contacts very closely spaced from gate

- Design of access region
- Must maintain high-quality MOS interface and low R_c




*Gate-first process:
“silicided” S/D*

Hill, IEDM 2010
Kim, VLSI Tech 2013



*Gate-first process:
regrown S/D*


Egard, IEDM 2011
Zhou, IEDM 2012
Lee, VLSI Tech 2013



*Gate-last process:
recessed S/D*


Radosavljevic, IEDM 2009
Lin, IEDM 2012

Gate-last self-aligned InGaAs MOSFETs




Lin, IEDM 2012

- Ohmic contact first (Mo)
- Extensive RIE (F-based)
- Interface exposed immediately before gate stack formation
- Process designed to be compatible with Si fab
- RIE damage annealed at 340°C:




Gate-last self-aligned InGaAs MOSFETs

Lin, IEDM 2012



- Buried-channel (EOT~0.8 nm)
- Wet semiconductor etch
- $L_{\text{side}} \sim 30$ nm


Lin, IEDM 2013




- Surface-channel (EOT~0.5 nm)
- Dry semiconductor etch + digital etch of cap
- $L_{\text{side}} \sim 5$ nm
- W overlayer on Mo contacts

3-step gate recess process

CF₄+O₂ RIE




Cl-based RIE



Digital etch

O₂ plasma + diluted H₂SO₄




Waldron, IEDM 2007

Digital etch:

- Separately, oxidation and etching are self-limited
- Etch rate: ~1 nm/cycle


Lin, EDL 2014



Cross-section TEM of Gen III FETs



Short Ledge

Long Ledge



- Surface channel: $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ / InAs / $\text{In}_{0.7}\text{Ga}_{0.3}\text{As} = 1/2/5$ nm
- Gate oxide: HfO_2 , thickness = 2.5 nm (EOT ~ 0.5 nm)

I-V Characteristics of surface-channel InGaAs MOSFETs ($L_g=70$ nm)




In $L_{ledge} = 5$ nm MOSFET:

- Record g_m achieved: 2.7 mS/ μ m ($V_{DS} = 0.5$ V)
- $R_{on} = 220$ $\Omega \cdot \mu$ m


Lin, IEDM 2013

Subthreshold characteristics ($L_g=70$ nm)

$L_{\text{ledge}}=70$ nm



$L_{\text{ledge}}=5$ nm




- In $L_{\text{ledge}} = 70$ nm, $S = 94$ mV/dec at $V_{ds} = 0.5$ V
- $I_g < 10$ pA/ μm over entire voltage range
 - Further EOT scaling possible

Lin, IEDM 2013

Benchmarking:

I_{on} at $I_{off}=100$ nA/ μ m, $V_{dd}=0.5$ V




Lin, IEDM 2013

In $L_{ledge}=70$ nm MOSFET:

- Record I_{on} : 410 μ A/ μ m (at $I_{off}=100$ nA/ μ m, $V_{DS}=0.5$ V)



Benchmarking: Subthreshold Swing



Lin, IEDM 2013

$L_{ledge} = 70$ nm MOSFETs match S of best III-V MOSFET

$L_g = 20$ nm Self-aligned InGaAs MOSFET



$L_g = 20$ nm, $L_{ledge} = 5$ nm MOSFET

→ tightest III-V MOSFET ever made?

Technology issue #4: 3D MOSFETs

Challenge: acceptable I_{ON} and SCE on a small-footprint

- Planar design does not provide enough “electrostatic integrity”
- Need tighter channel control through 3D device design




Planar MOSFET

Tri-gate MOSFET

Wu, IEDM 2009
Radosavljevic, IEDM 2010
Chin, EDL 2011
Radosavljevic, IEDM 2011

Fin formation


Direct fin growth by
Aspect Ratio Trapping



- Some defects reach surface
- Inter-diffusion of dopant species

Fiorenza, ECST 2010
Waldron, ECST 2012


Fin etch by
RIE + digital etch



- $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ RIE chemistry
- Digital etch: self-limiting (2 nm/cycle)
- No notching in heterostructures


Zhao, IEDM 2013

Mo contacts to fin



- Mo-first process
- Mo used as mask for fin etch




Mo sidewall contacts





- With top Mo contact:
 - $R_c \sim 7 \Omega \cdot \mu m$
- With sidewall contact:
 - $R_c \sim 12 \Omega \cdot \mu m$

Fin double-gate sidewall MOSFET

Double-gate sidewall MOSFET to study sidewall MOS quality




Fin double-gate sidewall MOSFETs (very recent results)



At sidewall: $D_{it,\min} \sim 3 \times 10^{12} \text{ eV}^{-1} \cdot \text{cm}^{-2}$
(preliminary)

Vertical nanowire InGaAs MOSFETs fabricated via top-down approach




Zhao, IEDM 2013

- Nanowire MOSFET: ultimate scalable transistor
- Vertical NW: uncouples footprint scaling from L_g scaling


NW-MOSFET by *bottom-up* techniques

Impressive devices demonstrated, but...


- Complex epi growth limits materials choice and layer design, or
- Au seed particles required



Tanaka, APEX 2010



Tomioka, Nature 2012




Persson, DRC 2012

Top-down approach: flexible and manufacturable



Tomioka, Nature 2012
Persson, DRC 2012

Process flow



NW-MOSFET I-V characteristics

D=30 nm




Single nanowire MOSFET:

- $L_{ch} = 80 \text{ nm}$
- $4.5 \text{ nm Al}_2\text{O}_3 \text{ (EOT} = 2.2 \text{ nm)}$





At $V_{DS} = 0.5 \text{ V}$:

- $g_{m, pk} = 280 \text{ } \mu\text{S}/\mu\text{m}$
- $R_{on} = 759 \text{ } \Omega \cdot \mu\text{m}$



Zhao, IEDM 2013



Impact of nanowire diameter



$D \downarrow \rightarrow S \downarrow, DIBL \downarrow, g_m \downarrow, R_{on} \uparrow$

Impact of digital etch


Single nanowire MOSFET: D= 40 nm (final diameter)



Zhao, IEDM 2013

Digital etch \rightarrow $S \downarrow$, $g_m \uparrow \rightarrow$ Better sidewall interface

Benchmarking against bottom-up vertical InGaAs NW-MOSFETs



- Fundamental trade-off between transport and short-channel effects
- Top-down NW-MOSFETs as good as bottom up devices

