

# Vertical Nanowire InGaAs MOSFETs Fabricated by a Top-down Approach

Xin Zhao, Jianqiang Lin, Christopher Heidelberger,  
Eugene A. Fitzgerald and Jesús A. del Alamo

*Microsystems Technology Laboratories, MIT*

December 11, 2013

Sponsors: NSF Award #0939514 (E3S STC)

Fabrication: MTL, SEBL at MIT




# Outline

- Motivation
- Device technology
- Device electrical characteristics
- Conclusions



# Motivation

Superior electron transport properties of InGaAs material system – high mobility and electron velocity

del Alamo, Nature 2011



# Gate-all-around (GAA) nanowire MOSFETs




Kuhn, TED 2012

- Nanowire MOSFET provides ultimate scalability

# Vertical channel MOSFETs

Vertical nanowire decouples footprint scaling and gate length scaling  $\rightarrow$  high density




Liu, DRC 2012

- Use of vertical FETs saves 40% of total chip area


# Bottom-up approach

Impressive devices via bottom-up techniques demonstrated


- Complicated epitaxial growth or Au seed particles required



Tanaka, APEX 2010



Tomioka, Nature 2012




Persson, DRC 2012


- Top-down approach worth investigating!

# Goal: vertical nanowire InGaAs MOSFETs fabricated via top-down approach

Starting heterostructure:





n+:  $6 \times 10^{19}$  Si doping



Key elements:


- Top-down approach based on RIE
- Single nanowire MOSFETs

# Process flow






# Key enabling technology: RIE by $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ Chemistry



- Sub-20 nm resolution
- Aspect ratio  $> 10$
- Smooth sidewall and surface
- $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$  RIE chemistry used for III-V optical devices, never used for nm-scale features

# Critical parameter: Substrate temperature during RIE




$T \uparrow \rightarrow$  etch rate  $\uparrow$ , surface roughness  $\downarrow$ , sidewall verticality  $\uparrow$

# Nanowire RIE followed by *digital etch*

Lin, IEDM 2012

Digital etch:



- self-limiting  $O_2$  plasma oxidation +  $H_2SO_4$  oxide removal





- Shrinks NW diameter by 2 nm per cycle
- Unchanged shape
- Reduced roughness

# Planarization and etch back

After 1<sup>st</sup> planarization





After 2<sup>nd</sup> planarization



# NW-MOSFET I-V characteristics

**D = 30 nm**




Single nanowire MOSFET:

- D = 30 nm
- $L_{ch} = 80 \text{ nm}$
- 4.5 nm  $\text{Al}_2\text{O}_3$  (EOT = 2.2 nm)



At  $V_{DS} = 0.5 \text{ V}$  (normalized by periphery):

- $g_{m, pk} = 280 \mu\text{S}/\mu\text{m}$
- $R_{on} = 759 \Omega \mu\text{m}$

# D=30 nm InGaAs NW-MOSFETs




# D=50 nm InGaAs NW-MOSFET



At  $V_{ds} = 0.5 \text{ V}$ :





- $g_{m, pk} = 730 \mu\text{S}/\mu\text{m}$
- $R_{on} = 310 \Omega \cdot \mu\text{m}$

# D=50 nm InGaAs NW-MOSFETs





# Impact of nanowire diameter






$D \downarrow \rightarrow S \downarrow, \text{DIBL} \downarrow, g_m \downarrow, R_{on} \uparrow$

# Impact of digital etch

Single nanowire MOSFET:


- $D = 40$  nm (final diameter)



Digital etch  $\rightarrow S \downarrow, g_m \uparrow, I_g \downarrow$

- Better sidewall interface
- $R_{on}$  and DIBL unchanged



# Benchmarking against bottom-up vertical InGaAs NW-MOSFETs




Persson, EDL 2012



Persson, DRC 2012



Tomioka, Nature 2012



Tanaka, APEX 2010

- Fundamental trade-off between transport and short-channel effects
- Top-down NW-MOSFETs as good as bottom up devices

# Conclusions

- First demonstration of top-down III-V GAA NW-MOSFET with vertical channel
  - Novel III-V RIE process with sub-20 nm resolution
  - 30 nm diameter NW MOSFET achieved
- Digital etch improves subthreshold and transport characteristics
- Device performance matches that of best bottom-up vertical NW III-V MOSFETs

# Acknowledgement

- NSF E3S
- Fabrication facility at MIT labs: MTL, SEBL
- MIT colleagues: T. Yu, L. Guo, W. Chern, A. Vardi, L. Xia, D. Antoniadis, J. Hoyt, D. Jin, A. Guo, S. Warnock, W. Lu, Y. Wu, J. Teherani
- E3S colleagues: A. Lakhani, S. Agarwal, M. Eggleston, E. Yablonovitch, M. Wu