


A New Self-aligned Quantum-Well MOSFET Architecture Fabricated by a Scalable Tight-Pitch Process

Jianqiang Lin, Xin Zhao, Tao Yu,
Dimitri A. Antoniadis, and Jesús A. del Alamo

Microsystems Technology Laboratories, MIT


December 10, 2013

Sponsors: FCRP-MSD Center, Intel,
E3S STC, MIT SMA and SMART




Motivation

- Superior electron transport properties in InAs channel




InGaAs MOSFET evolution



Fabrication and Scaling

2000s -----> 2012




2008 (Lin)

2009 (Radosavljevic)

2010 (Radosavljevic)


2012 (Lin)

InGaAs MOSFET evolution



Fabrication and Scaling

2000s ————— → 2013



2008 (Lin)

2009 (Radosavljevic)


2010 (Radosavljevic)

2012 (Lin)

2013 (This work)

New InGaAs MOSFET with self-aligned LEDGE


- Bottleneck to ON current is R_{sd}
- Introduction of highly conductive “**LEDGE**”
 - n^+ region linking metal contact and channel




Process integration

Key features: *Wet-etch free* / *Lift-off free* / *Au free*


Ohmic/Oxide deposition*




Gate opening




3-step gate recess




ALD deposition



Gate metal




Pad formation




Composite W/Mo contact

- Without W: Long undercut of Mo due to oxidation
 - Limits S/D metal spacing
- With W: No Mo oxidation




[Lin, IEDM 2012]



This work


3-step gate recess process

CF₄+O₂ RIE *




*[Waldron, IEDM 2007]

Cl-based RIE




Digital etch*:

O₂ plasma + H₂SO₄




*[Lin, EDL submitted]

Process enables precise control of: t_{ch} / L_{ledge} / t_{ledge}




Semiconductor surface after recess

Only wet cleaning
(no etching)



RMS = 0.12 nm

Additional cap dry etch (~ 20 nm) + 4 cycle digital etch




RMS = 0.21 nm


Scanning area: 2x2 μm^2

Structure design: Ledge

Short Ledge




Long Ledge



Structure design: Ledge



Short Ledge

Long Ledge



- Surface channel: $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ / InAs / $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ = 1/2/5 nm
- High-k: HfO_2 , thickness = 2.5 nm (EOT~0.5 nm)


Output and g_m characteristics for $L_g = 70$ nm




- $R_{on} = 220 \Omega \cdot \mu\text{m}$ for $L_{ledge} = 5$ nm
- Record $g_{m,max} = 2.7$ mS/ μ m at $V_{ds} = 0.5$ V for $L_{ledge} = 5$ nm

Subthreshold characteristics

$L_{\text{ledge}}=70 \text{ nm}$





$L_{\text{ledge}}=5 \text{ nm}$





- $I_g < 10 \text{ pA}/\mu\text{m}$ over entire voltage range
 - Further EOT scaling possible

Subthreshold characteristics




- $I_g < 10 \text{ pA}/\mu\text{m}$ over entire voltage range
 - Further EOT scaling possible

$L_g = 20$ nm InAs QW-MOSFET with $L_{\text{edge}} = 5$ nm




- Smallest functional III-V MOSFET with tight contact spacing

Parasitic resistance analysis




- For short ledge devices, major R_{sd} contribution from R_{cont} and R_{bar}

Benchmark: I_{on}



- Record $I_{on} = 410 \mu\text{A}/\mu\text{m}$ at $L_g = 70 \text{ nm}$ for $L_{ledge} = 70 \text{ nm}$

Benchmark: $g_{m,max}$ vs. S




- Short ledge MOSFETs show record $g_{m,max}$
- Long ledge MOSFETs match record S


[Radosavljevic, IEDM 2011]

Impact of ledge on off-state leakage (Long MOSFETs)

$L_g = 200$ nm, $L_{\text{ledge}} = 70$ nm




$L_g = 500$ nm, $L_{\text{ledge}} = 5$ nm



- Short ledge leads to high I_{off}
- Strong V_{ds} dependence


Off-state leakage: Temperature dependence

$L_g = 500$ nm, $L_{\text{ledge}} = 5$ nm



- GIDL (gate-induced drain leakage) signature


Off-state leakage follows BTBT signature



- I_s follows BTBT dependence on V_{dg} and E_g

GIDL simulations

TCAD simulation of BTBT rate based on nonlocal path BTBT model:



Conclusions

- Novel self-aligned III-V QW-MOSFETs:
 - Lift-off free, wet-etch free, and Au free in front end process
 - Design and fabrication of critical S/D ledge
 - Tight metal contact spacing
 - Scaled channel thickness, barrier thickness and gate length
- Record results demonstrated:
 - $g_{m,max} = 2.7 \text{ mS}/\mu\text{m}$ in $L_{ledge} = 5 \text{ nm}$
 - $I_{on} = 410 \text{ }\mu\text{A}/\mu\text{m}$ in $L_{ledge} = 70 \text{ nm}$
- Characteristic GIDL signature observed