


# **Sub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO<sub>2</sub> Insulator**

Jianqiang Lin,

Dimitri A. Antoniadis, and Jesús A. del Alamo

*Microsystems Technology Laboratories, MIT*



December 12, 2012




Sponsors: FCRP-MSD Center, Intel Corp.

# Motivation

- Superior electron transport properties in InAs and InGaAs material systems
  - ~10X mobility vs. Silicon
  - Extraordinary electron velocity





# Goal: Self-aligned III-V QW-MOSFETs




- Deeply scaled channel and barrier
- Architecture: Self-aligned contact
- Process integration: towards Si-MOS-compatible processes and materials


# Device fabrication



# Device fabrication




# Device fabrication




\* [Lin, APEX 2012] <sub>6</sub>


# Device fabrication



# Device fabrication





# QW-MOSFET: $L_g = 30$ nm




- Channel (total  $t_{ch} = 10$  nm): 2 nm InAs clad by 3 and 5 nm  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$
- InP barrier thinned by digital etch
- Barrier  $\text{InP} = 1$  nm,  $\text{HfO}_2 = 2$  nm [including barrier: EOT  $\sim 0.8$  nm]
- Low- $\rho$  Mo:  $t_{\text{Mo,S/D}} = 30$  nm,  $R_{sh} = 5 \Omega/\square$
- Contact to gate spacing = 20~30 nm


# QW-MOSFET: $L_g = 30$ nm



- $g_{m,\max} = 1.4 \text{ mS}/\mu\text{m}$  at  $V_{DS}=0.5$  V
- Little hysteresis ( $< 10$  mV)
- $R_{on}=470 \Omega.\mu\text{m}$ ,  $R_{sd}=450 \Omega.\mu\text{m}$   
(mainly attributed to  $L_{side}$ )





# QW-MOSFET: $L_g=30$ nm subthreshold characteristic





- $S_{min}=114$  mV/dec at  $V_{DS}=0.5$  V, DIBL=230 mV/V
- Nearly constant  $S$  throughout subthreshold region
- $I_g < 1$  nA/ $\mu$ m over entire voltage range

# Scaling and benchmarking: ON current




- Superior behavior to any planar III-V MOSFET to date
  - Matches performance of III-V Trigate MOSFETs
- [Radosavljevic, IEDM 2011]

# Scaling and benchmarking: Subthreshold swing and $V_t$ roll-off




- $S_{min}$  superior to all planar III-V MOSFETs to date
- Matches III-V Trigate MOSFET [Radosavljevic, IEDM 2011]
- $V_t$  roll-off starts at  $L_g \sim 50 \text{ nm}$

# DIBL




- DIBL= 230 mV/V for  $L_g$ =30 nm
- Related to residual RIE damage and the heterostructure

# QW-MOSFET: $L_g = 22$ nm




- Functional device with  $L_g = 22$  nm
- $g_{m, \text{max}} = 1.1 \text{ mS}/\mu\text{m}$  at  $V_{DS} = 0.5 \text{ V}$




# Dielectric/barrier scaling

Long-channel  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  QW-MOSFET




Cross section:  
Intrinsic portion of the device



- Fresh InP surface exposed right before high-k deposition
- $\text{Al}_2\text{O}_3$  (0.4 nm) +  $\text{HfO}_2$  (2 nm) [EOT of deposited insulator layer ~0.6 nm]
- InP thinned to ~ 1 nm [Gate-Channel EOT~0.9 nm]

# Benchmarking: Long-channel subthreshold swing on planar MOSFETs





- Close to lowest  $S_{\min}$  reported in any III-V MOSFET: 66 mV/dec [EOT=1.2 nm] [Radosavljevic, IEDM 2011]

# $\text{HfO}_2$ vs. $\text{Al}_2\text{O}_3$



Recent study at U. Texas at Dallas:

- $\text{HfO}_2$  on InP yields lower  $D_{it}$  than  $\text{Al}_2\text{O}_3$





[R. Galatage, R.M.Wallace, E.M.Vogel - UT Dallas]

# $\text{HfO}_2$ vs. $\text{Al}_2\text{O}_3$





- Split C-V measurement on  $L_g = 20 \mu\text{m}$
- Lower dispersion for  $\text{HfO}_2$  below threshold

# HfO<sub>2</sub> vs. Al<sub>2</sub>O<sub>3</sub>



- First demonstration of HfO<sub>2</sub> directly on InP for InAs QW-MOSFET
- Steeper subthreshold swing at  $L_g=150 \text{ nm}$  at low  $V_{GS}$
- Lower EOT

# Mobility in Long QW-MOSFETs



- Mobility extracted by split C-V method
- $N_s$  not corrected by  $D_{it}$
- Channel design beneficial to maintain high mobility:
  - Undoped channel
  - InAs-rich channel
  - Buried-channel design

# Conclusions

- Novel self-aligned gate-last MOSFET architecture:
  - Self-aligned gate to contact metals ( $L_{\text{side}} \sim 20-30 \text{ nm}$ )
  - Improved Si-MOS process compatibility
  - Fresh InP surface exposed right before high-k deposition
  - Deeply scaled dielectric
- Outstanding performance and short-channel effects in devices with  $L_g = 30 \text{ nm}$
- Demonstrated subthreshold swing of 69 mV/dec and mobility of  $4650 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  at  $N_s = 4 \times 10^{12} \text{ cm}^{-2}$  in long channel QW-MOSFETs
- $\text{HfO}_2$  / InP dielectric for superior performance

# Acknowledgement

- Fabrication facility at MIT labs: MTL, NSL, SEBL.
- Heterostructure grown by IntelliEPI Inc.
- MIT collaborators: L. Xia, D. Jin, A. Guo, X. Zhao, S. Warnock, L. Guo, J. Hoyt, J. Teherani, W. Chern.
- MSD collaborators: R. Galatage, R. M. Wallace, E. M. Vogel .
- Industrial collaborators: T.-W. Kim (Sematech), D.-H. Kim (Global Foundries), J.-M. Kuo (IntelliEPI).

Thank you.