


# Sub-30 nm InAs Quantum-Well MOSFETs with Self-Aligned Metal Contacts and Sub-1 nm EOT HfO<sub>2</sub> Insulator

Jianqiang Lin,

Dimitri A. Antoniadis, and Jesús A. del Alamo

*Microsystems Technology Laboratories, MIT*



December 12, 2012




Sponsors: FCRP-MSD Center, Intel Corp.

# Motivation

- Superior electron transport properties in InAs and InGaAs material systems
  - ~10X mobility vs. Silicon
  - Extraordinary electron velocity




# Goal: Self-aligned III-V QW-MOSFETs




- Deeply scaled channel and barrier
- Architecture: Self-aligned contact
- Process integration: towards Si-MOS-compatible processes and materials

# Device fabrication




- Sputtered Mo contact
- CVD SiO<sub>2</sub> hard mask
- Mesa isolation

# Device fabrication




# Device fabrication




\* [Lin, APEX 2012] <sub>6</sub>

# Device fabrication



# Device fabrication




- Sputtered Mo contact
- CVD SiO<sub>2</sub> hard mask
- Mesa isolation
- Gate lithography
- Gate recess by RIE SiO<sub>2</sub>/Mo
- Damage annealing
- Cap wet etch; Mo pulled-in
- Digital thinning of InP
- ALD gate dielectric deposition
- Mo gate evaporation
- Gate head photo and pattern
- Pad formation

•Self-aligned  
 •InP exposed last  
 •Low thermal budget  
 •Au-free (Front-end)  
 •Lift-off free (Front-end)





# QW-MOSFET: $L_g = 30$ nm




- Channel (total  $t_{ch} = 10$  nm): 2 nm InAs clad by 3 and 5 nm In<sub>0.7</sub>Ga<sub>0.3</sub>As
- InP barrier thinned by digital etch
- Barrier InP = 1 nm, HfO<sub>2</sub> = 2 nm [including barrier: EOT ~ 0.8 nm]
- Low- $\rho$  Mo:  $t_{Mo,S/D} = 30$  nm,  $R_{sh} = 5 \Omega/\square$
- Contact to gate spacing = 20~30 nm


# QW-MOSFET: $L_g = 30$ nm



- $g_{m,max} = 1.4$  mS/ $\mu\text{m}$  at  $V_{DS} = 0.5$  V
- Little hysteresis ( $< 10$  mV)
- $R_{on} = 470$   $\Omega \cdot \mu\text{m}$ ,  $R_{sd} = 450$   $\Omega \cdot \mu\text{m}$  (mainly attributed to  $L_{side}$ )





# QW-MOSFET: $L_g = 30$ nm subthreshold characteristic



- $S_{min} = 114$  mV/dec at  $V_{DS} = 0.5$  V, DIBL = 230 mV/V
- Nearly constant  $S$  throughout subthreshold region
- $I_g < 1$  nA/ $\mu m$  over entire voltage range



# Scaling and benchmarking: ON current



- Superior behavior to any planar III-V MOSFET to date
- Matches performance of III-V Trigate MOSFETs


[Radosavljevic, IEDM 2011]

# Scaling and benchmarking: Subthreshold swing and $V_t$ roll-off




- $S_{\min}$  superior to all planar III-V MOSFETs to date
- Matches III-V Trigate MOSFET [Radosavljevic, IEDM 2011]
- $V_t$  roll-off starts at  $L_g \sim 50$  nm

# DIBL





- DIBL= 230 mV/V for  $L_g=30$  nm
- Related to residual RIE damage and the heterostructure

# QW-MOSFET: $L_g = 22$ nm




- Functional device with  $L_g = 22$  nm
- $g_{m, \max} = 1.1$  mS/ $\mu\text{m}$  at  $V_{DS} = 0.5$  V




# Dielectric/barrier scaling

## Long-channel $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ QW-MOSFET




Cross section:  
Intrinsic portion of the device



- Fresh InP surface exposed right before high-k deposition
- Al<sub>2</sub>O<sub>3</sub> (0.4 nm) + HfO<sub>2</sub> (2 nm) [EOT of deposited insulator layer ~0.6 nm]
- InP thinned to ~ 1 nm [Gate-Channel EOT~0.9 nm]



# Benchmarking: Long-channel subthreshold swing on planar MOSFETs



$$S_{\min} = 60 \left( 1 + \frac{qD_{it}}{C_{ox}} \right) \text{ mV/dec}$$



EOT of dielectric refers to the deposited insulating layer

- Close to lowest  $S_{\min}$  reported in any III-V MOSFET: 66 mV/dec [EOT=1.2 nm] [Radosavljevic, IEDM 2011]

# HfO<sub>2</sub> vs. Al<sub>2</sub>O<sub>3</sub>



Recent study at U. Texas at Dallas:

- HfO<sub>2</sub> on InP yields lower D<sub>it</sub> than Al<sub>2</sub>O<sub>3</sub>





[R. Galatage, R.M.Wallace, E.M.Vogel - UT Dallas]

# HfO<sub>2</sub> vs. Al<sub>2</sub>O<sub>3</sub>





- Split C-V measurement on L<sub>g</sub> = 20 μm
- Lower dispersion for HfO<sub>2</sub> below threshold

# HfO<sub>2</sub> vs. Al<sub>2</sub>O<sub>3</sub>



- First demonstration of HfO<sub>2</sub> directly on InP for InAs QW-MOSFET
- Steeper subthreshold swing at  $L_g = 150$  nm at low  $V_{GS}$
- Lower EOT

# Mobility in Long QW-MOSFETs



- Mobility extracted by split C-V method
- $N_s$  not corrected by  $D_{it}$
- Channel design beneficial to maintain high mobility:
  - Undoped channel
  - InAs-rich channel
  - Buried-channel design

# Conclusions

- Novel self-aligned gate-last MOSFET architecture:
  - Self-aligned gate to contact metals ( $L_{\text{side}} \sim 20\text{-}30$  nm)
  - Improved Si-MOS process compatibility
  - Fresh InP surface exposed right before high-k deposition
  - Deeply scaled dielectric
- Outstanding performance and short-channel effects in devices with  $L_g = 30$  nm
- Demonstrated subthreshold swing of 69 mV/dec and mobility of  $4650 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  at  $N_s = 4 \times 10^{12} \text{ cm}^{-2}$  in long channel QW-MOSFETs
- $\text{HfO}_2$  / InP dielectric for superior performance

# Acknowledgement

- Fabrication facility at MIT labs: MTL, NSL, SEBL.
- Heterostructure grown by IntelliEPI Inc.
- MIT collaborators: L. Xia, D. Jin, A. Guo, X. Zhao, S. Warnock, L. Guo, J. Hoyt, J. Teherani, W. Chern.
- MSD collaborators: R. Galatage, R. M. Wallace, E. M. Vogel .
- Industrial collaborators: T.-W. Kim (Sematech), D.-H. Kim (Global Foundries), J.-M. Kuo (IntelliEPI).

Thank you.