



**RMO4A**

# **Analytical Model for RF Power Performance of Deeply Scaled CMOS Devices**

**Usha Gogineni<sup>1</sup>, Jesús del Alamo<sup>1</sup>,  
Alberto Valdes-Garcia<sup>2</sup>**

<sup>1</sup>Massachusetts Institute of Technology, Cambridge, MA

<sup>2</sup>IBM T.J. Watson Research Center, Yorktown Heights, NY

**RFIC – Baltimore 5-7 June 2011**



# Outline

- Motivation
- Technology and Measurement Details
- Effect of  $R_{on}$  on Maximum  $P_{out}$
- Analytical Model Description
- Comparison of Model with Measurements
- Conclusions



# Motivation

$P_{\text{outmax}}$  often estimated through RF power simulations

- Time consuming
- Need accurate compact models
- CMOS models usually tailored for digital applications

Need an analytical model that can

- Provide physical understanding of basics of power scaling
- Estimate power capability of a device without need for complex models or simulations



# Pros & Cons of Analytical Model

## Pros:

- Predicts  $P_{\text{outmax}}$  and trade-off between  $P_{\text{out}}$  and PAE
- Correctly accounts for  $R_{\text{on}}$  of the device
- No need for complex models or simulations

## Limitations:

- Frequency dependence is ignored  
(for 2-18 GHz, the measured  $P_{\text{out}}$  is independent of  $f$ )



# Technology & Measurement Details

- **Technology:**


- 45 nm Low Power CMOS Technology from IBM
- $V_{DD} = 1.1$  V, Gate Length = 40 nm
- Total Gate Width = 40  $\mu\text{m}$  to 640  $\mu\text{m}$
- $W \uparrow$  using multiple unit cells (WF = 2  $\mu\text{m}$ , NF = 20)

- **Measurements:**

- Load-pull measurements using Maury Microwave system
- Frequency = 2 - 18 GHz
- $V_{DS} = 1.1$  V,  $V_{GS}$  set to ensure  $I_D = 200$  mA/mm
- Source and load impedances tuned for (a) max.  $P_{out}$  and (b) max. PAE




# Measurement Results: $P_{out}$ vs. $W$



$$W \uparrow \Rightarrow P_{out}/W \downarrow$$




# Measurement Results: $R_{on}$ vs. $W$



$R_{on}$  does not scale ideally with width



# Measurement Results: $P_{out}$ vs. $R_{on}$





$$R_{on} \uparrow \Rightarrow P_{out} \downarrow$$

$$P_{out} \propto 1/R_{on}$$



# Model Description



**Assumptions:  $V_{\min} = I_{\text{knee}} * R_{\text{on}}$**

**$V_{\max} = 2 * V_{\text{DQ}} - V_{\min}$**

# Model Equations

$$i_D(\omega t) = \begin{cases} I_{knee} & -\frac{\beta}{2} \leq \omega t \leq \frac{\beta}{2} \\ I_{DQ} \left( 1 - \frac{\cos \omega t}{\cos \frac{\alpha}{2}} \right) & \frac{\beta}{2} \leq |\omega t| \leq \frac{\alpha}{2} \\ 0 & \frac{\alpha}{2} \leq |\omega t| \leq \pi \end{cases}$$

$$v_{DS}(\omega t) = \begin{cases} V_{min} & 0 \leq |\omega t| \leq \frac{\beta}{2} \\ \frac{V_{min} \cos \frac{\alpha}{2} - V_{max} \cos \frac{\beta}{2}}{\cos \frac{\alpha}{2} - \cos \frac{\beta}{2}} + \frac{(V_{max} - V_{min}) \cos \omega t}{\cos \frac{\alpha}{2} - \cos \frac{\beta}{2}} & \frac{\beta}{2} \leq |\omega t| \leq \frac{\alpha}{2} \\ V_{max} & \frac{\alpha}{2} \leq |\omega t| \leq \pi \end{cases}$$

$$I_{DC} = \frac{1}{2\pi} \int_{-\pi}^{\pi} i_D(\omega t) d(\omega t)$$

$$I_1 = \frac{1}{\pi} \int_{-\pi}^{\pi} i_D(\omega t) \cos \omega t d(\omega t)$$

$$V_{DC} = \frac{1}{2\pi} \int_{-\pi}^{\pi} v_{DS}(\omega t) d(\omega t)$$

$$V_1 = \frac{1}{\pi} \int_{-\pi}^{\pi} v_{DS}(\omega t) \cos \omega t d(\omega t)$$

$$P_{DC} = V_{DQ} \cdot I_{DC}$$



$$\eta_D (\%) = \frac{P_{out} * 100}{P_{DC}}$$

$$P_{out} = \frac{I_1}{\sqrt{2}} \cdot \frac{V_1}{\sqrt{2}}$$

$$R_L = \frac{V_{max} - V_{min}}{I_{knee}}$$



# Modeled Power-Efficiency Locus



$P_{out} - \eta_D$  locus can be generated for any given  $V_{DQ}$ ,  $I_{DQ}$ ,  $R_{on}$




# Model Usage

- Model generates  $P_{\text{out}} - \eta_D$  locus at any operating point
- Need to choose either  $P_{\text{out}}$  or  $\eta_D$  to determine the other
- No adjustable parameters in model

Inputs	Intermediate	Outputs
$V_{\text{DQ}}$		$P_{\text{out}}$
$I_{\text{DQ}}$	$\alpha$	$I_{\text{DC}}$
$R_{\text{on}}$	$\beta$	$R_L$
$\eta_D$		




# Modeled Drain Efficiency vs. W



$\eta_D$  for model input chosen close to measured values




# Modeled $P_{out}$ vs. $W$



Modeled  $P_{out}$  in line with measured data  
except for large  $W \rightarrow$  Self heating?



# Modeled Average $I_D$ vs. $W$




Good agreement between  $I_{DC\text{meas}}$  and  $I_{DC\text{model}}$  except for large  $W$

Decrease in measured  $I_{DC}$  and  $P_{\text{out}}$  at large  $W$  due to self heating



# Modeled $R_L$ vs. $W$



Modeled  $R_L$  very close to measured values





# Conclusions

- Simple analytical model allows quick calculations of maximum  $P_{\text{out}}$  and  $\eta_{\text{D}}$  for any CMOS device
  - Inputs: DC operating point and  $R_{\text{on}}$
  - Outputs:  $P_{\text{outmax}}$  and  $R_{\text{L}}$  at any given  $\eta_{\text{D}}$
- Excellent agreement with measured data (45 nm)
- $R_{\text{D}}$ ,  $R_{\text{S}}$  extracted from layout (parasitic extractions)
  - Model can estimate  $P_{\text{outmax}}$  for any layout
- $R_{\text{on}}$  most significant limiter to  $P_{\text{out}}$  in CMOS



# Acknowledgements

- Semiconductor Research Corporation  
(Grant 2007-HJ-1661)
- IBM Microelectronics for fabricating test structures