

# III-V CMOS: A sub-10 nm Electronics Technology?

J. A. del Alamo

Microsystems Technology Laboratories, MIT

**AVS 57<sup>th</sup> International Symposium & Exhibition**


October 17-22, 2010

Sponsors: Intel, FCRP-MSD

Acknowledgements:


Dae-Hyun Kim, Donghyun Jin, Tae-Woo Kim, Niamh Waldron,  
Ling Xia, Dimitri Antoniadis, Robert Chau

MTL, NSL, SEBL





# Outline

- Why III-Vs for CMOS?
- Lessons from III-V HEMTs
- The challenges for III-V CMOS
- The prospects of 10 nm III-V CMOS
- Conclusions




# The Si CMOS Revolution: *Smaller is Better!*

- Virtuous cycle of CMOS scaling
  - exponential improvements in:
    - *Transistor density (“Moore’s law”)*
    - *Performance*
    - *Power efficiency*




# Recent trend in CMOS scaling

- Si CMOS has entered era of “*power-constrained scaling*”:
  - CPU power density saturated at  $\sim 100 \text{ W/cm}^2$
  - CPU clock speed saturated at  $\sim 4 \text{ GHz}$




Pop, Nano Res 2010



<http://www.chem.utoronto.ca/~nlipkowi/pictures/clockspeeds.gif>

# Consequences of Power Constrained Scaling


Power = active power + passive power




→ Transistor scaling requires reduction in supply voltage

# CMOS power supply scaling

Recently,  $V_{DD}$  scaling very weakly:



Because Si performance degrades as  $V_{DD} \downarrow$ :





Dewey, IEDM 2009

→ Need scaling approach that allows  $V_{DD}$  reduction while enhancing performance


# How $I_{II}$ -Vs allow further $V_{DD}$ reduction?

- Goals of scaling:
  - Reduce transistor footprint
  - extract maximum  $I_{ON}$  for given  $I_{OFF}$



# How III-Vs allow further $V_{DD}$ reduction?



- Goals of scaling:
  - Reduce transistor footprint
  - extract maximum  $I_{ON}$  for given  $I_{OFF}$



- III-Vs:
  - higher electron velocity than Si  $\rightarrow I_{ON} \uparrow$
  - very tight carrier confinement  $\rightarrow S \downarrow \rightarrow$  sharp turn on

# III-V High Electron Mobility Transistors

- State-of-the-art: InAs-channel HEMT




- QW channel ( $t_{ch} = 10$  nm) :
  - InAs core ( $t_{InAs} = 5$  nm)
  - InGaAs cladding
- $\mu_{n,Hall} = 13,200$  cm<sup>2</sup>/V-sec
- InAlAs barrier ( $t_{ins} = 4$  nm)
- Pt/Ti/Mo/Au Schottky gate
- $L_g = 30$  nm

Kim, IEDM 2008

# III-V HEMTs

- $L_g = 30$  nm InAs-channel HEMT

Kim, IEDM 2008





- Large current drive:  $I_{ON} = 0.4$  mA/ $\mu\text{m}$  at  $V_{DD} = 0.5$  V
- Enhancement-mode FET:  $V_T = 0.08$  V
- High transconductance:  $g_{mpk} = 1.8$  mS/ $\mu\text{m}$  at  $V_{DD} = 0.5$  V

# III-V HEMTs


- $L_g=30$  nm InAs-channel HEMT

Kim, IEDM 2008



- $S = 73$  mV/dec,  $I_{\text{on}}/I_{\text{off}} \approx 10^4$
- First transistor with both  $f_T$  and  $f_{\text{max}} > 600$  GHz


# Scaling of III-V HEMTs: Benchmarking with Si



- Superior short-channel effects as compared to Si MOSFETs
- Lower gate delay than Si MOSFETs at lower  $V_{DD}$

# Scaling of III-V HEMTs: Benchmarking with Si

- FOM that integrates short-channel effects and drive current:  $I_{ON} @ I_{OFF}=100 \text{ nA}/\mu\text{m}, V_{DD}=0.5 \text{ V}$




III-V HEMTs: higher  $I_{ON}$  for same  $I_{OFF}$  than Si


# Lessons from III-V HEMTs

## 1. Very high electron injection velocity at the virtual source

Kim, IEDM 2009



$v_{inj} \equiv$  electron injection velocity at virtual source




- $v_{inj}(\text{InGaAs})$  increases with InAs fraction in channel
- $v_{inj}(\text{InGaAs}) > 2v_{inj}(\text{Si})$  at less than half  $V_{DD}$

# Lessons from III-V HEMTs

## 2. Quantum-well channel key to outstanding short-channel effects

Kim, IPRM 2010





- Dramatic improvement in short-channel effects in thin channel devices

# Lessons from III-V HEMTs



3. Quantum capacitance less of a bottleneck than commonly believed

InAs channel:  $t_{ch} = 10$  nm



Biaxial strain + non-parabolicity + strong quantization  
 increase  $m_{||}^* \rightarrow C_G \uparrow$

# Limit to III-V HEMT Scaling: Gate Leakage Current




$$t_{ims} \downarrow \rightarrow I_G \uparrow$$


→ Further scaling requires high-K gate dielectric

# The Challenges for III-V CMOS: III-V HEMT vs. Si CMOS

III-V HEMT




Intel's 45 nm CMOS



- Critical issues:
- Schottky gate → MOS gate
  - Footprint scaling [1000x too big!]
  - Need self-aligned contacts
  - Need p-channel device
  - Need III-V on Si


# III-V's on Si

- The challenge:
  - III-V heterostructures on large-area Si wafers
  - Thin buffer layer
  - Low defectivity
- Some notable work:



Direct III-V MBE on Si  
(Intel)

Hudait, IEDM 2007



Aspect Ratio Trapping  
(Amberwave)

Wu, APL 2008




InAs Nanoribbon MOSFETs  
on Insulator (UCB)

Ko, Nature 2010

# The gate stack


- Challenge: metal/high-K oxide gate stack
  - Fabricated through *ex-situ* process
  - Thin EOT (<1 nm)
  - Low leakage (<10 A/cm<sup>2</sup>)
  - Low D<sub>it</sub> (<10<sup>11</sup> eV<sup>-1</sup>.cm<sup>-2</sup> in top ~0.3 eV of bandgap)
  - Reliable

- Some notable work:




Al<sub>2</sub>O<sub>3</sub> /GGO on InGaAs by MBE/ALD (Tsinghua)

Hong, MRS Bull 2009



Al<sub>2</sub>O<sub>3</sub> by ALD (Purdue)



Wu, EDL 2009



TaSiO<sub>x</sub> on InGaAs by ALD (Intel)


Radosavljevic, IEDM 2009

# In<sub>0.7</sub>Ga<sub>0.3</sub>As Quantum-Well MOSFET (Intel)




- Direct MBE on Si substrate (1.5  $\mu\text{m}$  buffer thickness)
- InGaAs buried-channel MOSFET (under 2 nm InP etch stop)
- 4 nm TaSiO<sub>x</sub> gate dielectric by ALD, TiN/Pt/Au gate
- $L_g = 75\text{ nm}$

# $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Quantum-Well MOSFET




# Self-aligned device architecture

- The challenge:
  - MOSFET structures with scalability to 10 nm
  - Self-aligned gate design
- Some notable work:




Ion-implanted self-aligned InGaAs MOSFET (NUS)

Lin, IEDM 2008



Regrown ohmic contact MOSFET (NUS)

Chin, EDL 2009




Quantum-well FET with self-aligned W contacts (MIT)

Waldron, TED 2010


# P-channel MOSFETs

- The challenge:
  - Performance >1/3 that of n-MOSFETs
  - Capable of scaling to <10 nm gate length regime
  - Co-integration with III-V NMOSFET on Si
- Some notable work:




Ga<sub>2</sub>O<sub>3</sub>/AlGaAs/GaAs MOSFET (Motorola)

Passlack, EDL 2002



Al<sub>2</sub>O<sub>3</sub>/InGaSb QW-MOSFET (Stanford)


Nainani, IEDM 2010



Al<sub>2</sub>O<sub>3</sub> by ALD on InGaAs and Ge MOSFETs (IMEC)

Lin, IEDM 2009

# What can we expect from ~10 nm III-V NMOS at 0.5 V?



With thin InAs channel:

$$\begin{aligned}
 I_D &= qn_s v_{inj} \\
 &= 1.6 \times 10^{-19} \text{ C} \times 4 \times 10^{12} \text{ cm}^{-2} \times 3.8 \times 10^7 \text{ cm/s} \\
 &= 2.4 \text{ mA}/\mu\text{m}
 \end{aligned}$$

Assume  $R_s$  as in Si ( $\sim 80 \text{ } \Omega \cdot \mu\text{m}$ ):

$$I_D = 1.5 \text{ mA}/\mu\text{m}$$

**Three greatest worries!**

Key requirements:

- High-K/III-V interface, thin channel do not degrade  $v_{inj}$
- Obtaining  $R_s = 80 \text{ } \Omega \cdot \mu\text{m}$  at required footprint
- Acceptable short-channel effects

# Conclusions

- III-Vs attractive for CMOS: key for low  $V_{DD}$  operation
  - Electron injection velocity in InAs  $> 2X$  that of Si at  $1/2X V_{DD}$
  - Quantum well channel yields outstanding short-channel effects
  - Quantum capacitance less of a limitation than previously believed
- Impressive recent progress on III-V CMOS
  - Ex-situ ALD and MOCVD on InGaAs yield interfaces with unpinned Fermi level and low defect density
  - Sub-100 nm InGaAs MOSFETs with  $I_{ON} >$  than Si at 0.5 V demonstrated
- Lots of work ahead:
  - Demonstrate 10 nm III-V MOSFET that is better than Si
  - P-channel MOSFET
  - Manufacturability, reliability