

# 10 nm CMOS: The Prospects for III-Vs

J. A. del Alamo, Dae-Hyun Kim<sup>1</sup>, Donghyun Jin, and Taewoo Kim

Microsystems Technology Laboratories, MIT

<sup>1</sup>Presently with Teledyne Scientific

**2010 European Materials Research Society Spring Meeting**


June 7-10, 2010

Sponsors: Intel, FCRP-MSD

Acknowledgements:


Niamh Waldron, Ling Xia, Dimitri Antoniadis, Robert Chau

MTL, NSL, SEBL




# Outline

- Introduction: Why III-Vs for CMOS?
- What have we learned from III-V HEMTs?
- What are the challenges for III-V CMOS?
- The prospects of 10 nm III-V CMOS
- Conclusions




# Why III-Vs for CMOS?

- Si CMOS has entered era of “*power-constrained scaling*”:
  - CPU power density saturated at  $\sim 100 \text{ W/cm}^2$
  - CPU clock speed saturated at  $\sim 4 \text{ GHz}$



Pop, Nano Res 2010




<http://www.chem.utoronto.ca/~nlipkowi/pictures/clockspeeds.gif>


# Why III-Vs for CMOS?

- Under power-constrained scaling:

Power = active power + passive power




- But,  $V_{DD}$  scaling very weakly:



# Why III-Vs for CMOS?

- Need scaling approach that allows  $V_{DD}$  reduction
- Goal of scaling:
  - reduce footprint
  - extract maximum  $I_{ON}$  for given  $I_{OFF}$
- III-Vs:
  - Much higher injection velocity than Si  
 $\rightarrow I_{ON} \uparrow$
  - Very tight carrier confinement possible  
 $\rightarrow S \downarrow$



# III-V CMOS: What are the challenges?



*“To know where you are going, you first have to know where you are.”*

→ We are starting from:

III-V High Electron Mobility Transistors

# III-V HEMTs

- State-of-the-art: InAs-channel HEMT




- QW channel ( $t_{\text{ch}} = 10 \text{ nm}$ ) :
  - InAs core ( $t_{\text{InAs}} = 5 \text{ nm}$ )
  - InGaAs cladding
- $\mu_{n,\text{Hall}} = 13,200 \text{ cm}^2/\text{V-sec}$
- InAlAs barrier ( $t_{\text{ins}} = 4 \text{ nm}$ )
- Two-step recess
- Pt/Ti/Mo/Au Schottky gate
- $L_g = 30 \text{ nm}$

# III-V HEMTs

- $L_g=30$  nm InAs-channel HEMT



Kim, IEDM 2008



- Large current drive:  $I_{on}=0.4 \text{ mA}/\mu\text{m}$  at  $V_{DD}=0.5 \text{ V}$
- Enhancement-mode FET:  $V_T = 0.08 \text{ V}$
- High transconductance:  $g_{mpk}= 1.8 \text{ mS}/\mu\text{m}$  at  $V_{DD}=0.5 \text{ V}$



# III-V HEMTs

- $L_g=30$  nm InAs-channel HEMT



- $S = 73 \text{ mV/dec}$ , DIBL = 85 mV/V,  $I_{on}/I_{off} \approx 10^4$
- First transistor with both  $f_T$  and  $f_{max} > 600 \text{ GHz}$


# Scaling of III-V HEMTs: Benchmarking with Si



- Superior short-channel effects as compared to Si MOSFETs
- Lower gate delay than Si MOSFETs at lower  $V_{DD}$

# Scaling of III-V HEMTs: Benchmarking with Si


- $I_{ON}$  @  $I_{OFF}=100 \text{ nA}/\mu\text{m}$ ,  $V_{DD}=0.5 \text{ V}$ : FOM that integrates short-channel effects and drive current




III-V HEMTs: higher  $I_{ON}$  for same  $I_{OFF}$  than Si

# What can we learn from III-V HEMTs?

## 1. Very high electron injection velocity at the virtual source





$v_{inj} \equiv$  electron injection  
velocity at virtual source



- $v_{inj}(\text{InGaAs})$  increases with InAs fraction in channel
- $v_{inj}(\text{InGaAs}) > 2v_{inj}(\text{Si})$  at less than half  $V_{DD}$

# What can we learn from III-V HEMTs?



## 2. Quantum-well channel key to outstanding short-channel effects



- Dramatic improvement in electrostatic integrity in thin channel devices



# What can we learn from III-V HEMTs?

- 3. Quantum capacitance less of a bottleneck than commonly believed



- Biaxial strain + non-parabolicity + strong quantization increase  $m_{||}^*$   $\rightarrow C_G \uparrow$

# Limit to III-V HEMT Scaling: Gate Leakage Current




$t_{ins} \downarrow \rightarrow I_G \uparrow$


→ Further scaling requires high-K gate dielectric

# The Challenges for III-V CMOS: III-V HEMT vs. Si CMOS

III-V HEMT




Intel's 45 nm CMOS




- Critical issues:
- Schottky gate → MOS gate
  - Footprint scaling [1000x too big!]
  - Need self-aligned contacts
  - Need p-channel device
  - Need III-V on Si

# The High-K/III-V System by ALD



- *Ex-situ* ALD produces high-quality interface on InGaAs:
  - Surface inversion demonstrated
  - $D_{it}$  in mid  $\sim 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$  demonstrated



Lin, SISC 2008




# $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ Quantum-Well MOSFET



- Direct MBE on Si substrate (1.5  $\mu\text{m}$  buffer thickness)
- InGaAs buried-channel MOSFET (under 2 nm InP etch stop)
- 4 nm  $\text{TaSiO}_x$  gate dielectric by ALD, TiN/Pt/Au gate
- $L_g=75$  nm

Radosavljevic, IEDM 2009


# In<sub>0.7</sub>Ga<sub>0.3</sub>As Quantum-Well MOSFET



# What can we expect from ~10 nm III-V NMOS at 0.5 V?

With thin InAs channel:

$$\begin{aligned} I_D &= qn_s v_{inj} \\ &= 1.6 \times 10^{-19} \text{ C} \times 4 \times 10^{12} \text{ cm}^{-2} \times 3.8 \times 10^7 \text{ cm/s} \\ &= 2.4 \text{ mA}/\mu\text{m} \end{aligned}$$



Assume  $R_S$  as in Si (~80 Ω.μm):

$$I_D = 1.5 \text{ mA}/\mu\text{m}$$

Three greatest  
worries!

Key requirements:

- High-K/III-V interface, thin channel do not degrade  $v_{inj}$
- Obtaining  $R_S = 80 \Omega.\mu\text{m}$  at required footprint
- Acceptable short-channel effects

# Conclusions

- III-Vs attractive for CMOS: key for low  $V_{DD}$  operation
  - Electron injection velocity in InAs > 2X that of Si at 1/2X  $V_{DD}$
  - Quantum well channel yields outstanding short-channel effects
  - Quantum capacitance less of a limitation than previously believed
- Impressive recent progress on III-V CMOS
  - Ex-situ ALD and MOCVD on InGaAs yield interfaces with unpinned Fermi level and low defect density
  - Sub-100 nm InGaAs MOSFETs with  $I_{ON} >$  than Si at 0.5 V demonstrated
- Lots of work ahead:
  - Demonstrate 10 nm III-V MOSFET that is better than Si
  - P-channel MOSFET
  - Manufacturability, reliability