### Modeling Frequency Response of 65 nm CMOS RF Power Devices

#### Usha Gogineni<sup>1</sup>, Jesus del Al <u>sha Gogineni<sup>1</sup>,</u> Jesus del Alamo<sup>1</sup>, Christopher Putnam<sup>2</sup>, David Greenberg<sup>3</sup>

1Massachusetts Institute of Technology, Cambridge, MA 2IBM Microelectronics, Essex Jct, VT, 3IBM Watson Research, NY

Email: ushag@mit.edu

Sponsorship: SRC, Intel Fellowship



**Theme /Task: 1661. 002**

## **Outline**

- Motivation
- Measured Data on 65 nm CMOS
	- –f<sub>T</sub>, f<sub>max</sub> as a function of device width
- •Small-signal Equivalent Circuit Extraction
- •• Analytical Model for  $\sf f_{\sf T}$  and  $\sf f_{\sf max}$
- Conclusions

### **Motivation**

- Great interest in using CMOS for mm-wave power applications
- $\bullet$  However,  $\mathsf{P}_{\mathsf{out}}$  < 20 mW at 18 GHz  $~[1]$
- Output power does not scale with width in wide devices



### **Motivation**

- Why doesn't output power scale in wide devices?
- $\bullet$  High frequency power performance correlates with f $_{\sf max}$

Key Questions:

- $\checkmark$  How does f<sub>max</sub> scale in wide devices?
- $\checkmark$  Can we predict  $f_T$ ,  $f_{max}$  for a given device layout?

## **Technology and Layout Details**

- 65 nm CMOS from IBM
- Gate Length = 50 nm
- $\bullet$  Gate Width = 96  $\mu$ m to 1536  $\mu$ m
- $\bullet$  Unit Cell: 24 fingers of 2  $\mu$ m width  $\,$
- W ↑ by parallelizing multiple unit cells
- S-parameters from 0.5 GHz to 40 GH<u>z</u>
- Open and short de-embeddin







### **Small-signal Equivalent Circuit**

To understand f<sub>T</sub>, f<sub>max</sub> width scaling: construct small-signal equivalent circuit



### **Small-signal Parameter Extraction**

1. Measure S-parameters 1994 @  $\rm V_{GS}$ =V $_{\rm DS}$ =0 V  $R_{G}$  = Re(  $Z_{11} - Z_{12}$  ) Convert to Z-parameters  $R_{_{D}}$  = Re(  $Z_{_{22}}$  –  $Z_{_{12}}$  )  $R_{S}$  = Re(  $Z_{12}$  )

2. Measure S-parameters  $\omega$   $C_{\text{gs}} = \frac{1.11(1.2)}{2.1}$ V<sub>DS</sub>=1 V, I<sub>D</sub>=100 mA/mm Convert to Z-parameters Subtract  $\mathsf{R}_{\mathsf{G}},\mathsf{R}_{\mathsf{S}},\mathsf{R}_{\mathsf{D}}$  $\rightarrow$  Intrinsic Z-parameters

Ref: D. Lovelace, Microwave Symposium, 1994



### **Measured vs Modeled s-parameters**



Model fits measured s-parameters well

### $M$ easured vs Modeled f<sub>T</sub>, f<sub>max</sub>



Model fits measured  $\mathsf{h}_{21}$  and U at all frequencies

#### **Width Dependence of Intrinsic Parameters**



Intrinsic parameters scale ideally with W

### **Width Dependence of Parasitic Resistances**



# **fT, fmax sensitivity**

f<sub>T</sub>, f<sub>max</sub> sensitivity to 100% change in small-signal parameters:



# **Reason for fmax degradation**

Does poor scalability of  $\mathsf{R}_{\mathsf{G}},\,\mathsf{R}_{\mathsf{D}}$  alone explain  $\mathsf{f}_{\mathsf{max}}$  degradation?

Use small-signal model for  $W = 96 \mu m$  device in ADS

 $\mathsf{R}_\mathsf{G}\uparrow$  120% and  $\mathsf{R}_\mathsf{D}\uparrow$  180% keeping all else constant



 $\mathsf{W}\uparrow\Rightarrow\mathsf{f}_\mathsf{T}\downarrow\mathsf{because}\ \mathsf{R}_\mathsf{D}\uparrow$ W  $\uparrow$   $\Rightarrow$   $\mathsf{f}_{\mathsf{max}}$   $\downarrow$  because  $\mathsf{R}_{\mathsf{G}}$  and  $\mathsf{R}_{\mathsf{D}}$   $\uparrow$ 

### Analytical Expressions for f<sub>T</sub>, f<sub>max</sub>

- $\bullet$  Useful to have simple expressions for  $\mathsf{f}_\mathsf{T}$  and  $\mathsf{f}_\mathsf{max}$
- Substrate parameters ( $\mathsf{R}_{\mathsf{sx}},\,\mathsf{C}_{\mathsf{db}},\,\mathsf{C}_{\mathsf{sb}},\,\mathsf{C}_{\mathsf{gb}}$ ) ignored
- $\bullet$   $\omega$  $^2$  and higher order terms ignored
- $\bullet$  Traditional derivations for f $_{\sf max}$  only include  ${\sf R}_{\sf G}$

Tasker's [2] expression:

$$
f_T \approx \frac{g_m}{2\pi \left[ C_{gs} (1 + \frac{R_D + R_S}{r_o}) + C_{gd} (1 + (R_D + R_S)(g_m + \frac{1}{r_o})) \right]}
$$

New expression:

$$
f_{\max} \approx \frac{g_m \sqrt{1 + g_m R_S + g_{ds} (R_D + R_S)}}{4 \pi \left[ C_{gs}^2 (R_G + R_S) g_{ds} (1 + g_m R_S) + C_{gd}^2 ((R_G + R_D) (g_m + g_{ds}) \right.}
$$
  
+  $(g_m + g_{ds})^2 (2 R_G R_S + R_G R_D + 2 R_S R_D)) + C_{gs} C_{gd} (R_G (g_m + 2 g_{ds})$   
+  $g_m g_{ds} (5 R_G R_S + 3 R_G R_D + 2 R_S R_D) + g_m^2 R_G R_S)]$ 

2. Tasker, EDL '89



- $\bullet$  Excellent agreement between analytical and measured data
- Usha Gogineni / 15 • Model useful to understand impact of width scaling on high frequency characteristics

## **Conclusions**

- •Studied frequency response of 65 nm CMOS devices
- $\mathsf{f}_\mathsf{T}$  and  $\mathsf{f}_{\mathsf{max}}$  decrease with increasing device width
- Accurate small-signal circuit parameters extracted
- $\mathsf{f}_\mathsf{T}$ ,  $\mathsf{f}_\mathsf{max} \downarrow$  because  $\mathsf{R}_\mathsf{G}$  and  $\mathsf{R}_\mathsf{D} \uparrow$  as W  $\uparrow$
- Analytical model of  $\mathsf{f}_\mathsf{T}$ ,  $\mathsf{f}_\mathsf{max}$  models width behavior well

Key to enabling CMOS for mm-wave applications is a parasitic-aware approach when designing wide devices

# **Technology Transfer**

#### **Liaison Interactions:**

- Industrial Liaisons: David Greenberg, Alberto Valdes Garcia (IBM Microelectronics)
- Several teleconferences with liaisons over academic year
- More frequent interaction during internships
- Device designs done with input from Liaisons

#### **Internships:**

- Summer 2007 and summer 2008 at IBM Microelectronics
- Design work carried out at IBM Microelectronics
- 65 nm and 45 nm designs manufactured by IBM IBM

### **Publications / Presentations:**

Task reports published on SRC website regularly SiRF 2010: 45 nm power and frequency response