

## **Performance Analysis of Ultra-Scaled InAs HEMTs**

Neerav Kharche<sup>1</sup>, Gerhard Klimeck<sup>1</sup>, Dae-Hyun Kim<sup>2,3</sup>, Jesús. A. del Alamo<sup>2</sup>, and Mathieu Luisier<sup>1</sup>

<sup>1</sup>Network for Computational Nanotechnology and Birck Nanotechnology Center, Purdue University
<sup>2</sup>Microsystems Technology Labs, Massachusetts Institute of Technology

<sup>3</sup>Teledyne Scientific & Imaging, LLC





### **Motivation: Towards III-V MOSFET**



# III-V channel devices



Low-power & high-speed

### **Motivation: Why III-V HEMTs?**

- III-V: Extraordinary electron transport properties
- HEMTs: Very similar structure to MOSFETs except high-к dielectric layer
- Excellent to Test Performances of III-V material without interface defects
- Excellent to Test Simulation Models
  - Develop simulation tools and benchmark with experiments
  - Predict performance of ultra-scaled devices









- Motivation
- Modeling Approach
  - Real-space EM simulator including gate leakage
  - Atomistic tight-binding m\*
  - Realistic description of simulation domain (gate geometry)
- Comparison to Experiments L<sub>α</sub>=30, 40, 50nm

– Material **parameters**, I<sub>d</sub>-V<sub>gs</sub>, I<sub>d</sub>-V<sub>ds</sub>

- Scaling Considerations for L<sub>q</sub>=20nm
  - Channel thickness, Insulator thickness, Gate metal work function
- HEMT Simulator on nanoHUB.org
- Conclusion and Outlook

#### Motivation

#### Modeling Approach

- Real-space EM simulator including gate leakage
- Atomistic tight-binding m\*
- Realistic description of simulation domain (gate geometry)
- Comparison to Experiments L<sub>g</sub>=30, 40, 50nm
   Material parameters, I<sub>d</sub>-V<sub>gs</sub>, I<sub>d</sub>-V<sub>ds</sub>
- Scaling Considerations for L<sub>g</sub>=20nm
  - Channel thickness, Insulator thickness, Gate metal work function
- HEMT Simulator on nanoHUB.org
- Conclusion and Outlook

### **Device Geometry and Simulation Domain**



#### Intrinsic device

- Near gate contact
- Self consistent 2D
   Schrodinger-Poisson
- Electrons injected from all contacts

M. Luisier et. al., IEEE Transactions on Electron Devices, vol. 55, p. 1494, (2008).

- Extrinsic source/drain contacts
  - Series resistances
     R<sub>S</sub> and R<sub>D</sub>
     R. Venugopal et.al., Journal of
     Applied Physics, vol. 95, p. 292, (2004).

#### **Gate Geometry and Gate Leakage Current**



1) Include series resistances  $V_{gs}^{ext} = V_{gs}^{int} + I_d R_s$   $V_{ds}^{ext} = V_{ds}^{int} + I_d (R_s + R_d)$ 2) Include gate leakage current  $(E-H-\Sigma^S-\Sigma^D-\Sigma^G) \bullet C = (S^S+S^D+S^G)$ 

 Include the proper gate geometry flat (a) or curved (b)





Gate leakage reduced in curved gate device

### **Accurate Effective Mass Calculation**

#### Full-Band Transport:

- Strain, Disorder, Nonparabolicity, BTBT
- No gate leakage, Computationally very intensive



#### **Effective Mass Transport:**

- Gate leakage, Computationally efficient
  Parabolic bands, No
- disorder, Wrong quantization levels



- Motivation
- Modeling Approach
  - Real-space EM simulator including gate leakage
  - Atomistic tight-binding m\*
  - Realistic description of simulation domain (gate geometry)
- Comparison to Experiments L<sub>g</sub>=30, 40, 50nm
  - Material **parameters**, I<sub>d</sub>-V<sub>gs</sub>, I<sub>d</sub>-V<sub>ds</sub>
- Scaling Considerations for L<sub>g</sub>=20nm
  - Channel thickness, Insulator thickness, Gate metal work function
- HEMT Simulator on nanoHUB.org
- Conclusion and Outlook

# Transfer Characteristics: I<sub>d</sub>-V<sub>gs</sub>



Parameter	Initial	Final parameter set		
		30	40	50
L <sub>g</sub> [nm]	30, 40, 50	34.0	42.0	51.25
t <sub>ins</sub> [nm]	4	3.6	3.8	4.0
Ф <sub>М</sub> [eV]	4.7	4.66	4.69	4.68
m* <sub>ins</sub> (InAIAs)	0.075	0.0783	0.0783	0.0783
m* <sub>buf</sub> (InGaAs)	0.041	0.0430	0.0430	0.0430

### **Output Characteristics:** I<sub>d</sub>-V<sub>ds</sub>



#### **Conclusion:**

- Good agreement for all L<sub>a</sub>'s
- Less ballistic at L<sub>g</sub>=50nm
- Use models and material parameters to design ultrascaled devices (L<sub>g</sub>=20nm)

- Motivation
- Modeling Approach
  - Real-space EM simulator including gate leakage
  - Atomistic tight-binding m\*
  - Realistic description of simulation domain (gate geometry)
- Comparison to Experiments L<sub>g</sub>=30, 40, 50nm
   Material parameters, I<sub>d</sub>-V<sub>gs</sub>, I<sub>d</sub>-V<sub>ds</sub>

#### Scaling Considerations for L<sub>g</sub>=20nm

- Channel thickness, Insulator thickness, Gate metal work function
- HEMT Simulator on nanoHUB.org
- Conclusion and Outlook

### What can be changed?

- Gate geometry
- Channel thickness scaling: t<sub>InAs</sub>
- Insulator thickness scaling: t<sub>ins</sub>
- Metal work function engineering: Φ<sub>M</sub>

Better control of surface potential

# Gate leakage reduction and E-mode operation



### InAs (Channel) Layer Thickness



#### **InAs Channel Scaling:**

- Better electrostatic control – lower SS
  - larger I<sub>ON</sub>/I<sub>OFF</sub> ratio
- Increase of transport m\*
  - reduced v<sub>inj</sub>, higher N<sub>inv</sub>
    => higher I<sub>ON</sub>
- Increase of gate leakage current
  - $-I_{ON}/I_{OFF}$  ratio saturates

### InAIAs (Insulator) Layer Thickness



#### InAIAs Insulator Scaling:

- Better electrostatic control (due to larger C<sub>ox</sub>)
- Increase of gate leakage current
  - larger l<sub>OFF</sub>
  - larger SS
  - smaller I<sub>ON</sub>/I<sub>OFF</sub> ratio

### **Work Function Engineering**





#### Work Function Increase:

- Shift towards enhancement mode
- Decrease of gate leakage current
- Allows for thinner insulator layer
  - steeper SS
  - larger I<sub>ON</sub>/I<sub>OFF</sub> ratio



#### **Parameters and Performances Summary**



- Motivation
- Modeling Approach
  - Real-space EM simulator including gate leakage
  - Atomistic tight-binding m\*
  - Realistic description of simulation domain (gate geometry)
- Comparison to Experiments L<sub>g</sub>=30, 40, 50nm
   Material parameters, I<sub>d</sub>-V<sub>as</sub>, I<sub>d</sub>-V<sub>ds</sub>
- Scaling Considerations for L<sub>g</sub>=20nm

   Channel thickness, Insulator thickness, Gate metal work function
- HEMT Simulator on nanoHUB.org
- Conclusion and Outlook

### **HEMT Simulator on nanoHUB.org**

🖆 nanoHUB	_ 🗆 🔀
Device Settings + ③ Simulate	Questions?
Device Family: HFET	•
HFET inputs	
Lg       Lg       Lide         Gate       do-doping         Top barrier       Channel         Channel       t channel         Bottom barrier       t barrier         Substrate       y         Dimensions       Model parameters	Bias
Gate length (Lg): 20nm	
S/D extension (Lside): 20nm	
Insulator thickness in S/D region (t_SD_ins): 11nm	
Insulator thickness in gate region (t_g_ins): 4mm	
Channel thickness (tchannel): 5nm	
Bottom barrier thickness (Loup_barrier): 2000	_
Substrate thickness ( <u></u> satist): 30nm	
Substrate thickness included in quantum domain (t_substrate_quantum): 0nm	

http://nanoHUB.org/tools/omenhfet Run your own simulations!

#### OMEN\_FET:

- 2-D Schrödinger-Poisson solver
- Real-space effective mass quantum transport model
- Injection (white arrows) from Source, Drain, and Gate contacts
- HEMTs, Single- and Double-Gate devices
- Electron transport in Si and III-V
- Ballistic transport (no Scattering)
- <u>Current Flow Visualization</u>



### **Conclusion and Outlook**

- Multiscale Modeling Approach
  - EM transport including gate leakage
  - m\* from tight-binding
- Good Agreement with Experiments
- Scaling Considerations for 20nm Device
- HEMT Simulator Deployed on nanoHUB.org
- Challenges and Future Directions
  - S/D contacts, high-k insulator, scattering, interface traps



10

-0.5

-V<sub>d</sub>=0.50 \

V\_d=0.05

0.5

<sup>0</sup>V<sub>gs</sub> [V]

## Thank You!

## Transfer Characteristics: I<sub>d</sub>-V<sub>gs</sub> (2)



L <sub>g</sub> [nm]		SS [mV/dec]	DIBL [mV/V]	I <sub>ON</sub> /I <sub>OFF</sub>	V <sub>inj</sub> [cm/s]
30	Expt.	107	169	0.47×10 <sup>3</sup>	
	Sim.	105	145	0.61×10 <sup>3</sup>	3×10 <sup>7</sup>
40	Expt.	91	126	1.38×10 <sup>3</sup>	
	Sim.	89	99	1.86×10 <sup>3</sup>	3.11×10 <sup>7</sup>
50	Expt.	85	97	1.80×10 <sup>3</sup>	
	Sim.	89	91	1.85×10 <sup>3</sup>	3.18×10 <sup>7</sup>

### **Gate Leakage Mechanism**





- Electrons tunnel from gate into InAs channel
- Tunneling barriers
  - InAlAs and InGaAs
  - Position dependent barriers
- Current crowding at edges (due to lower tunneling barriers)
- Barriers modulated by  $\Phi_{M}$



## **Work Function Engineering (2)**

Φ<sub>M</sub> =4.7 eV

Φ<sub>M</sub> =5.1 eV



#### **Characteristics:**

- Same Gate Overdrive
  - same thermionic current (source to drain)
- Gate Fermi levels shifted by ΔΦ<sub>M</sub>
  - different tunneling barrier height

- tunnel through InAlAs only
- larger l<sub>g</sub>
- Φ<sub>M</sub> =5.1 eV
  - tunnel through InAlAs and InGaAs

– lower I<sub>g</sub>