

III-V's: From THz HEMT to CMOS

J. A. del Alamo and D.-H. Kim¹

Microsystems Technology Laboratories, MIT

¹presently with Teledyne Scientific

2009 Topical Workshop on Heterostructure Microelectronics

August 25-28, 2009


Sponsors: Intel, FCRP-MSD

Acknowledgements:

Niamh Waldron, Tae-Woo Kim, Donghyun Jin, Ling Xia,


Dimitri Antoniadis, Robert Chau

MTL, NSL, SEBL



Outline

- Introduction
- Near-THz III-V HEMTs
- Logic characteristics of III-V HEMTs
- III-V CMOS
- Conclusions





The High Electron Mobility Transistor

A New Field-Effect Transistor with Selectively Doped GaAs/n-Al_xGa_{1-x}As Heterojunctions

Takashi MIMURA, Satoshi HIYAMIZU, Toshio FUJII and Kazuo NANBU

*Fujitsu Laboratories Ltd.,
1015, Kamikodanaka, Nakahara-ku, Kawasaki 211*

(Received March 24, 1980)




300 K 77 K



Mimura, JJAPL 1980

Modulation doping

- High electron mobility in modulation-doped AlGaAs/GaAs heterostructures
- 2 DEG at AlGaAs/GaAs interface




Dingle, APL 1978




Stormer, Solid St
Comm 1979


HEMT circuits



E/D logic




“The switching delay of 17.1 ps is the lowest of all the semiconductor logic technologies reported thus far.”



Mimura, JJAPL 1981


HEMTs in other material systems

InAlAs/InGaAs on InP



Kastalsky, APL 1982

AlGaAs/InGaAs PHEMT




Ketterson, EDL 1985

Also in AlGaAs/GaN, Si/SiGe, AlSb/InAs, etc


Also with holes in many heterojunction systems

HEMT Electronics: "You've come a long way baby!"



Near THz HEMTs


- f_T vs time:



For over 20 years, f_T (III-V's) > f_T (Si)

Near THz HEMTs



- f_T vs f_{max} :



III-V HEMT: only device with $f_T, f_{max} > 600$ GHz

III-Vs for CMOS?


- Si scaling running into increasing difficulties:



Parasitics becoming overwhelming \rightarrow need higher current


Transistor as switch

In logic applications transistor operates as **switch**




Interested in:

- ON current (I_{ON})
- OFF current (I_{OFF})
- V_T
- V_T dependence on L_g
- V_T dependence on V_{DS} (DIBL)
- Subthreshold swing (S)
- Device footprint
- Gate capacitance
- Operating voltage (V_{DD})




How Do III-V FETs Look for Logic?

Logic Characteristics of InGaAs High-Electron Mobility Transistor





Kim, IEDM 2006

$L_g \sim 60 \text{ nm}$



- Substrate is InP
- Channel is $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$
 $\mu > 10,000 \text{ cm}^2/\text{V}\cdot\text{s}$ at 300K
- Barrier is $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$

60 nm InGaAs HEMT




Kim, IEDM 2006

At 0.5 V:

$V_T = -0.02$ V, $S = 88$ mV/dec, $\text{DIBL} = 93$ mV/V, $I_{\text{on}}/I_{\text{off}} > 10^4$

Benchmarking Against Si MOSFET: Gate Delay (CV/I) vs. L_g




Kim, IEDM 2006

Si data from Chau,
T-Nano 2005

Gate delay comparable to Si, in spite of lower voltage

Benchmarking Against Si MOSFET: S & DIBL vs. L_g




At $L_g=60$ nm, InGaAs HEMT as good as Si MOSFET

→ Can this device concept scale to the 15 nm node?



→ How will its performance compare with Si?

HEMT scaling

- Key dimensions: L_g , t_{ins} , t_{ch} , L_{side}
- Scaling trajectory:
 - $L_g \downarrow \rightarrow$
 - $t_{ins} \downarrow$
 - $t_{ch} \downarrow$
 - $L_{side}?$





Impact of gate length





- $L_g \downarrow$
 - I_{on}/I_{off} drops in the sub-200 nm regime
 - SCE worsen

Impact of barrier thickness



- $t_{ins} \downarrow$
 - I_{on}/I_{off} worsens for long L_g due to $I_G \uparrow$ and $R_s \uparrow$
 - SCE and scalability improve

Impact of side recess length





- $L_{side} \uparrow$
 - I_{on}/I_{off} scalability improves
 - Better SCE
 - But... minimum L_{side} shortens as $t_{ins} \downarrow$ $t_{ch} \downarrow$

Kim, ISDRS 2007

Impact of channel thickness


- $t_{ch} \downarrow \rightarrow$ performance degradation
 \rightarrow increase InAs composition in channel



- $t_{ch} \downarrow + x(\text{InAs}) \uparrow$
 $\rightarrow I_{on}/I_{off} \uparrow$, better scalability, better SCE



Kim, IEDM 2007

Scaled HEMTs: Benchmarking with Si






- Scaled to $L_g=30$ nm
- Superior short-channel effects as compared to Si MOSFETs
- Lower gate delay than Si MOSFETs at lower V_{DD}

What's behind such performance?






- High electron velocity in channel ($v_{inj} > 3 \times 10^7$ cm/s)
 - Medium-K barrier
 - Quantized channel
 - 2DEG extrinsic region
- } → outstanding SCE

30 nm InAs HEMT



- Paying attention to SCE pays off in frequency response
- $f_T = 628 \text{ GHz}$: highest f_T reported on any FET on any material system


30 nm InAs HEMT by Pt Sinking




- 180 nm gate stem height to reduce parasitic capacitance
- Enhancement mode FET: $V_T = 0.08 \text{ V}$
- First transistor with both f_T and $f_{\text{max}} > 600 \text{ GHz}$

III-V HEMT vs. Si CMOS

60 nm HEMT



Intel's 65 nm CMOS




http://www.chipworks.com/uploadedImages/Intel_PMOS.bmp


Some issues:

- Gate shape
- Big! [footprint 1000x too big]
- Non self-aligned contacts



Self-Aligned InGaAs HEMT



Waldron,
IEDM 2007





Self-aligned W non-alloyed ohmic contacts




$DIBL = 55 \text{ mV/V}$, $SS = 70 \text{ mV/dec}$, $I_{on}/I_{off} = 8 \times 10^4$, $R_S = 0.24 \text{ }\Omega \cdot \text{mm}$

Contact scaling



To achieve target, need to eliminate barrier under contact
 → high-K gate dielectric required


High-K gate dielectric also required for t_{ins} scaling



$t_{\text{ins}} \downarrow \rightarrow I_G \uparrow$


\rightarrow Further scaling requires high-K gate dielectric

From THz HEMT to III-V CMOS




Modern III-V HEMT

Future III-V CMOS



The High-K/III-V System by ALD




- *Ex-situ* ALD produces high-quality interface:
 - Surface inversion demonstrated on p-type InGaAs
 - D_{it} in mid $\sim 10^{11} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ demonstrated



$\text{Al}_2\text{O}_3/\text{In}_{0.52}\text{Ga}_{0.47}\text{As}$

Lin, SISC 2008

Al₂O₃/In_{0.75}Ga_{0.25}As MOSFETs



For $V_{dd} = 0.8\text{ V}$:

$$V_T = 0.2\text{ V}$$

$$I_d(\text{ON}) = 399\ \mu\text{A}/\mu\text{m}$$

$$G_{\text{mpk}} = 633\ \mu\text{S}/\mu\text{m}$$


$$I_{\text{on}}/I_{\text{off}} = 1.6 \times 10^3$$

$$SS = 141\ \text{mV}/\text{dec}$$


$$\text{DIBL} = 116\ \text{mV}/\text{V}$$

The $\text{Al}_2\text{O}_3/\text{InGaAs}$ Interface

Density-Functional Theory Molecular Dynamics (DFT-MD) simulations show high quality $\text{Al}_2\text{O}_3/\text{InGaAs}$ interface




Low InGaAs lattice distortion



- No midgap states
- Fermi level midgap consistent with low interface dipole

Chagarov, Surf. Sci., in press

ALD half-cycle study



ALD "Clean-up" Effect

Al₂O₃/In_{0.2}Ga_{0.8}As




- Sample treated in (NH₄)₂S
- Precursors: TMA + H₂O
- In-situ XPS analysis

experiment evolution

- Clean-up of all As oxides and reduction of Ga⁺³ oxides after first TMA pulse
- As-As bonding persistent

Milojevic, APL 2008




III-V MOSFET architecture 1: Implanted Self-Aligned MOSFET



- 10 nm HfO₂ by MOCVD
- Si I/I + RTA 600 C, 60 s
- L_g = 95 nm


Lin, IEDM 2008

III-V MOSFET architecture 2: MOSFET with regrown ohmic contacts





- 15 nm HfAlO by MOCVD
- TaN gate, SiON spacers
- In-situ Si doped InGaAs S/D by MOCVD (635 C, 2 min)
- $L_g = 250 \text{ nm}$

III-V MOSFET architecture 3: Implant-free gate-last MOSFET



- 10 nm GGO by MBE
- 5 nm AlGaAs/GaAs barrier
- 10 nm In_{0.3}Ga_{0.7}As channel
- Pt/Au gate
- $L_g=180$ nm

Hill, EL 2007



Worries...

- Can we make 15 nm-class III-V MOSFETs with higher performance than equivalent Si devices?
- What are we going to do about the p-type devices?
- Will III-V MOSFETs be reliable?
- Will III-V CMOS be ready on time?

Conclusions

- III-Vs attractive for CMOS
- III-V CMOS will strongly leverage Si
 - rather than “beyond Silicon”, a III-V channel will be an *add-on to Si technology* (as Cu, strain and high-K dielectrics have been in the past)
- Great challenges ahead:
 - Growth of III-V heterostructures on Si with thin buffer layers
 - Stable and reliable high-K/III-V interface with high interfacial quality
 - Nanometer-scale, self-aligned, E-mode FET architecture
 - High quality p-channel device