

# Off-State Breakdown in InAlAs/InGaAs MODFET's

Sandeep R. Bahl, *Member, IEEE*, Jesús A. del Alamo, *Senior Member, IEEE*,  
Jürgen Dickmann, *Member, IEEE*, and Steffen Schildberg

**Abstract**—Recent efforts are being focussed on improving the breakdown voltage (BV) of InAlAs/InGaAs MODFET's on InP towards high-power applications. A detailed understanding of the physics of breakdown in these devices is still lacking. In this work, we carry out a study of off-state breakdown on state-of-the-art MODFET's in this material system. Through a combination of a surface-depleted cap and mesa-sidewall isolation the devices have BV's of around 10 V. We find that BV shows a negative temperature coefficient and also decreases with a higher InAs mole fraction in the channel. As we have recently found in InAlAs/ $n^+$ -InGaAs HFET's, off-state breakdown appears to be a two-step process. First, electrons are emitted by thermionic-field emission from the gate to the insulator. Second, as a consequence of the large electric field in the insulator and the substantial  $\Delta E_C$  between insulator and channel, they enter the channel hot, into the high-field drain-gate region, and relax their energy through impact-ionization. This combined hypothesis is able to explain why the MODFET breakdown voltage depends on both channel and insulator design parameters.

## I. INTRODUCTION

RESEARCH on the InAlAs/InGaAs Modulation-Doped Field-Effect Transistor (MODFET) on InP has been strongly motivated by the excellent transport properties of InGaAs, a material lattice-matched to InP at an InAs mole-fraction,  $x$ , of 0.53. In<sub>0.53</sub>Ga<sub>0.47</sub>As has a number of advantages over GaAs [1], which make it a superior material for ultra-high frequency and low-noise applications. These features have enabled the InAlAs/InGaAs MODFET to achieve record high-frequency and low-noise performance [2].

InAlAs/InGaAs FET's, however, have one fundamental weakness when compared to GaAs-based FET's and that is their low breakdown voltage, BV. This is basically due to two fundamental facts. First, In<sub>0.53</sub>Ga<sub>0.47</sub>As has a bandgap ( $E_G$ ) of 0.73 eV [3], about half the bandgap of GaAs ( $E_G = 1.42$  eV) [4]. Second, In<sub>0.52</sub>Al<sub>0.48</sub>As has a lower Schottky barrier height (0.66 eV [5]) than AlGaAs ( $\approx 1$  eV [6]). These two facts [7] limit the breakdown voltage of FET's based on the InAlAs/InGaAs system. For example, until recently InAlAs/InGaAs MODFET's have rarely exhibited BV over 5 V [8].

Lately, there has been considerable experimental work towards improving the breakdown voltage of InAlAs/InGaAs

MODFET's on InP. One can classify this effort into four categories. First, enhancement of the effective gate-Schottky barrier has been carried out by using an undoped InAlAs layer directly beneath the gate [9], by increasing the Al-mole fraction in the insulator [10]–[13], and by moving a portion of the dopants from the top InAlAs layer to the buffer layer (reverse MODFET) [14]. Second, efforts to reduce the peak electric-field in the drain-gate gap have focussed on double gate-recessing [15], surface-undoped caps [16], and surface-depleted caps [17], [18]. Third, channel bandgap enhancement was carried out by using an InGaAsP layer [19], or a composite InGaAs/InP channel [20]. Also, channel bandgap grading has been performed with good results [21]. Fourth, mesa-sidewall isolation was performed [18], [22], [23], [24] to eliminate a parasitic gate-leakage path [25]. As a result of these efforts, state-of-the-art MODFET's currently achieve drain-gate breakdown voltages (defined at 1 mA/mm of gate width) of 10 to 13 V [15], [18], [20], [23].

There has also been some work directed to understanding the mechanism of breakdown in the on-state (channel conducting). On-state breakdown is believed to occur by impact-ionization in the high-field region of the InGaAs channel [26, 27, 28, 29, 30, 31], although a systematic study has yet to be carried out. An understanding of off-state breakdown (channel off) is also important for many applications. For instance, the off-state drain-source breakdown voltage,  $BV_{DS}$ , limits the power density of class-A amplifiers [2]. Although there has been a large empirical effort to increase  $BV_{DS}$ , there has not been much work directed to produce fundamental understanding of the physics of off-state breakdown in InAlAs/InGaAs MODFET's.

In this paper, we present the first comprehensive experimental study of off-state breakdown in InAlAs/InGaAs MODFET's. This work draws upon a previous study carried out by two of the authors into the physics of breakdown in InAlAs/ $n^+$ -InGaAs HFET's [32], which has allowed us to formulate a convincing hypothesis for the physics of off-state breakdown in InAlAs/InGaAs MODFET's. The hypothesis is consistent with previous findings on breakdown reported in the literature for InAlAs/InGaAs MODFET's [9], [12], [13], [14], [15], [16], [18], [19], [20], [27], [28]. In this work, we used the *Drain-Current Injection Technique* [33] to characterize three-terminal off-state breakdown.

## II. EXPERIMENTAL

This work is based on devices fabricated by Daimler-Benz [18]. The heterostructure was grown by MBE on a semi-insulating InP substrate. A schematic of the cross-section is shown in Fig. 1. The layer sequence (bottom to top) is

Manuscript received November 9, 1993; revised August 25, 1994. The review of this paper was arranged by Associate Editor P. M. Solomon. The work at MIT was supported by the Joint Services Electronic Program under the Research Laboratory of Electronics (DAAL-03-92-C-0001) and the C. S. Draper Laboratory (DL-H-441638).

S. R. Bahl and J. A. del Alamo are with the Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

J. Dickmann and S. Schildberg are with the Daimler Benz Research Center, D-7900, Ulm, Germany.

IEEE Log Number 9407013.




Fig. 1. Schematic cross-section of heterostructure. Three structures were grown with InAs-mole fraction,  $x = 0.53, 0.62,$  and  $0.70$  in the channel. For the  $x = 0.70$  sample, the lower  $250 \text{ \AA}$  of the channel was grown with  $x = 0.53$ . All other layers are lattice-matched to the substrate. The Si-doping is expressed in units of  $\text{cm}^{-3}$ .

TABLE I  
KEY FIGURES OF MERIT AND ELECTRICAL PARAMETERS OF MODFET'S  
( $L_G = 0.28 \text{ }\mu\text{m}$ ,  $W_G = 80 \text{ }\mu\text{m}$ ) USED IN THIS STUDY. THE  
LOW-FIELD MOBILITY AND CARRIER CONCENTRATION WERE  
OBTAINED FROM SHUBNIKOV-DE HAAS OSCILLATIONS AT 2 K.

| $x$  | $V_T$<br>(V) | $I_{D(\text{MAX})}$<br>(mA/mm) | $g_{m(\text{PEAK})}$<br>(mS/mm) | $f_t$<br>(GHz) | $f_{\text{max}}$<br>(GHz) | $\mu @ 2\text{K}$<br>( $\text{cm}^2/\text{V}\cdot\text{s}$ ) | $n_s @ 2\text{K}$<br>( $\text{cm}^{-2}$ ) |
|------|--------------|--------------------------------|---------------------------------|----------------|---------------------------|--|---|
| 0.53 | -0.6         | 275                            | 400                             | 83             | 140                       | 40,000   | $2.0 \times 10^{12}$                      |
| 0.62 | -0.6         | 290                            | 450                             | 87             | 150                       | 49,000   | $2.2 \times 10^{12}$                      |
| 0.70 | -0.6         | 350                            | 550                             | 93             | 180                       | 54,000   | $2.5 \times 10^{12}$                      |

as follows: a buffer comprising a  $2500 \text{ \AA}$  InAlAs layer sandwiched between 10-period ( $40 \text{ \AA}$  InGaAs,  $40 \text{ \AA}$  InAlAs) superlattices; a  $400 \text{ \AA}$  InGaAs channel; an InAlAs insulator comprising a  $20 \text{ \AA}$  spacer,  $30 \text{ \AA}$  heavily Si-doped ( $N_D = 8 \times 10^{18} \text{ cm}^{-3}$ ) layer, and a  $200 \text{ \AA}$  barrier enhancement layer. The structure was capped with an exponentially-doped ( $5 \times 10^{17}$  to  $6 \times 10^{18} \text{ cm}^{-3}$ )  $200 \text{ \AA}$  thick InGaAs layer. All layers are undoped and lattice matched to the substrate unless specified. The cap was designed to be *surface-depleted* [17] for higher breakdown voltage. Three different heterostructures were characterized in this study, with different InAs mole-fractions of  $x = 0.53$  (lattice-matched),  $x = 0.62$ , and  $x = 0.70$  in the channel. For the device with  $x = 0.70$ , the lower  $250 \text{ \AA}$  of the channel was grown with a lattice-matching composition of  $x = 0.53$  to avoid excessive strain. Processing was carried out according to the sequence described in Ref. [18]. The cap was etched selectively, and mesa-sidewall isolation was used in all heterostructures. This prevents the gate contact to the InGaAs channel at the mesa-sidewall [24]. The devices used in this study were unpassivated.

MODFETs with  $L_G = 0.28 \text{ }\mu\text{m}$  and  $W_G = 80 \text{ }\mu\text{m}$  were characterized. Some important figures of merit of the resulting devices are tabulated in Table I. The lattice-matched device had  $I_{D(\text{MAX})} = 275 \text{ mA/mm}$ ,  $g_{m(\text{PEAK})} = 400 \text{ mS/mm}$ ,  $f_t = 83 \text{ GHz}$ , and  $f_{\text{max}} = 140 \text{ GHz}$ . Further device characterization is presented in [18]. In this study, both drain-source breakdown




Fig. 2. A Drain-Current Injection scan ( $I_D = 1 \text{ mA/mm}$ ) showing  $V_{DS}$ ,  $V_{DG}$ , and  $I_G$  vs.  $V_{GS}$  for the lattice-matched device. The inset shows the schematic circuit diagram.

voltage,  $BV_{DS}$ , and drain-gate breakdown voltage,  $BV_{DG}$ , were measured. As described below,  $BV_{DS}$  and  $BV_{DG}$  were  $8.9 \text{ V}$  and  $9.9 \text{ V}$  respectively for the lattice-matched device. The terminology, "drain-source breakdown voltage" refers to the breakdown of the drain with respect to the grounded source, i.e. the sharp rise of  $I_D$  on the output  $I$ - $V$  characteristics [2]. It does not necessarily imply that breakdown occurs in the drain-source path. We have defined  $BV_{DG}$  at  $I_D = 1 \text{ mA/mm}$  with source floating, and  $BV_{DS}$  as the maximum drain-source voltage the device can attain with  $I_D = 1 \text{ mA/mm}$  regardless of  $V_{GS}$  [32], [33].

We used the Drain-Current Injection technique to measure  $BV_{DS}$  and  $BV_{DG}$  [32, 33]. This is a relatively safe technique for the characterization of three-terminal FET off-state breakdown. In a single sweep, both  $BV_{DS}$  and  $BV_{DG}$  are obtained. The schematic is shown in the inset of Fig. 2. We have implemented it using the HP-4145B semiconductor parameter analyzer.

Temperature dependent measurements were performed using a low-temperature probe station from MMR Technologies, Inc. In a temperature-breakdown scan, the temperature was scanned from high to low temperatures. This was done to avoid the presence of moisture from the melting of the slight condensate on the sample if the temperature were raised through the freezing point of water. The initial instability due to device degradation was minimized by repeatedly scanning the device (typically 2-4 times) at the starting temperature till a steady-state characteristic was obtained.

### III. RESULTS

A typical Drain-Current Injection scan [33] ( $I_D = 1 \text{ mA/mm}$ ) for the lattice-matched device is shown in Fig. 2 at  $300 \text{ K}$ . The figure shows a plot of  $V_{DG}$ ,  $V_{DS}$  and  $I_G$  vs.  $V_{GS}$ . Starting at  $V_{GS} = 0 \text{ V}$ , the device is on, the channel resistance is low, and therefore  $V_{DS} \approx 0 \text{ V}$ . Since  $V_{DG}$  is small,  $I_G$  is also very low. The gate-source voltage is then ramped down to below threshold ( $V_T = -0.6 \text{ V}$ ). As the channel is shut off, both  $V_{DS}$  and  $V_{GS}$  rise sharply in order to accommodate the




Fig. 3. Drain-source and drain-gate breakdown voltages,  $BV_{DS}$  and  $BV_{DG}$ , vs. temperature as a function of InAs molefraction,  $x$ , in the channel.

constant 1 mA/mm of current being injected into the drain. This can initially be done through short-channel effects, but eventually the device is driven into breakdown. Breakdown occurs in the drain-gate path, causing a larger negative  $I_G$ . At  $V_{GS} = -0.97$  V,  $V_{DS}$  peaks at  $BV_{DS} \equiv 8.9$  V. For  $V_{GS} = -0.96$  V,  $I_G$  becomes  $-1$  mA/mm. This defines  $BV_{DG}$  since at this bias point,  $I_S = 0$ , and the configuration is equivalent to a two-terminal drain-gate measurement with source floating (there is negligible leakage current from the reverse-biased gate-source junction). Upon decreasing  $V_{GS}$  further,  $V_{DS}$  decreases linearly with  $V_{GS}$ , showing a slope of  $\approx 1$ , while  $V_{DG}$  remains constant at about 10 V.

The data shows that when the channel is turned off, all the injected drain-current comes out of the gate, and  $V_{DG}$  becomes independent of  $V_{GS}$ . This behavior is a clear signature of gate breakdown, rather than channel breakdown, and shows that gate breakdown limits the maximum drain-source voltage of the device. The same conclusions were reached for devices with  $x = 0.62$  and  $0.70$  in the channel.

Temperature dependent measurements were carried out on the MODFET's between 340 K and 220 K. A plot of  $BV_{DS}$  and  $BV_{DG}$  vs.  $T$  is presented in Fig. 3. At 300 K,  $BV_{DS}$  was 8.9 V, 6.3 V, and 5.1 V for  $x = 0.53$ , 0.60, and 0.70 respectively. These are very high values for InAlAs/InGaAs MODFET's. In all devices,  $BV_{DS}$  and  $BV_{DG}$  show a *negative* temperature coefficient.  $V_{DS}$  was limited by gate breakdown for the entire range of temperatures in all devices (the Drain-Current Injection scan showed the same features as Fig. 2).  $BV_{DS}$  and  $BV_{DG}$  track each other with a difference of about  $V_T$ , consistent with the above finding.  $BV_{DS}$  increases from 7.9 V at 340 K to 14.4 V at 220 K for  $x = 0.53$ . Since the breakdown voltage due to impact-ionization has a positive temperature coefficient [7], it follows that breakdown cannot be a simple impact-ionization phenomena, as might be expected for a narrow bandgap channel with long mean-free path [34]. This is also confirmed in a separate temperature-dependent study of the conventional output characteristics of these devices [30].




Fig. 4. An Arrhenius plot of  $\log(I_G/T^2)$  vs.  $1000/T$  for the  $x = 0.53$  device.




Fig. 5. An Arrhenius plot of  $\log(I_G/T^2)$  vs.  $1000/T$  for  $V_{DG} = 4$  V as a function of  $x$ .

As in our work on InAlAs/ $n^+$ -InGaAs HFET's [32], we investigated the temperature dependence of the gate current approaching breakdown. Here, we present a similar study on MODFET's. Data from the locus of the Drain-Current Injection technique ( $I_D = 1$  mA/mm) was used.  $I_G$  was found to be thermally activated in the range of temperatures around room-temperature (340 K to 260 K). An Arrhenius plot of  $I_G/T^2$  was generated for several values of  $V_{DG}$  from above threshold to breakdown. Fig. 4 is a plot of the data for  $x = 0.53$ . The activation energy of the gate current,  $E_A$ , was found to decrease slowly from 0.2 eV at  $V_{DG} = 0.4$  V to 0.1 eV at  $V_{DG} = 10$  V. As  $x$  was increased in the channel, a given  $V_{DG}$  resulted in larger  $I_G$  and lower  $E_A$ . The data is plotted for the three channel compositions in Fig. 5 for  $V_{DG} = 4$  V.  $E_A$  is 0.17 eV, 0.09 eV, and 0.06 eV for  $x = 0.53$ , 0.62, and 0.70 respectively. Note also that as the temperature is lowered towards 220 K,  $I_G$  tends to saturate, suggesting a transition to tunneling [7]. The above findings are consistent with additional results presented in [30].




Fig. 6. A schematic diagram of the HFET layout, showing location of probe tip in sidgating measurements.




Fig. 7. A Drain-Current Injection scan at  $I_D = 1$  mA/mm, including sidegate current. The correlation between  $I_G$  and  $I_{SG}$  indicates that holes are generated during breakdown.

We have also used the *sidgating* technique [32, 35] to investigate whether electron-hole pairs are generated in the channel during breakdown. Specially designed sidegate structures such as those in Ref. [32] were not available, but we found that a probe tip biased at  $-80$  V and positioned close to the intrinsic device (see Fig. 6) was able to capture a few holes. The probe tip was placed away from the drain contact pad to minimize parasitic contribution from the drain-sidegate path, since  $V_{D-SG}$  also increases during the breakdown process. A Drain-Current Injection scan at  $I_D = 1$  mA/mm was carried out on the FET and the sidegate current monitored. The plot is shown in Fig. 7. As the device is turned-off,  $V_{DG}$  increases, accompanied by a simultaneous rise in both  $I_G$  and  $I_{SG}$ . We have confirmed that the larger  $I_{SG}$  is not due to a parasitic drain-sidegate path by carrying out Drain-Current Injection scans with different values of  $I_D$ . This is shown in Fig. 8, which is a plot of  $I_{SG}$  vs.  $V_{D-SG}$ , from Drain Current Injection scans with  $I_D = 1$  mA/mm and  $1.5$  mA/mm. The data shows that for a given  $V_{D-SG}$ , larger  $I_D$  gives rise to larger  $I_{SG}$ . Since in this experiment, the sidegate voltage is very negative,




Fig. 8. A plot of the sidegate current vs. drain-sidegate voltage. The data was measured by Drain-Current Injection scans at  $I_D = 1$  mA/mm and  $1.5$  mA/mm.

a larger  $I_{SG}$  can only arise from holes, thereby showing that an electron-hole pair generation process is in action at breakdown.

#### IV. DISCUSSION

Before putting forth a hypothesis of off-state breakdown at room temperature, we will summarize the key findings from our work and those that are relevant from the InAlAs/InGaAs MODFET literature:

1. BV improves with methods that enhance the effective gate-Schottky barrier height [9], [12], [13], [14].
2. BV increases with techniques that reduce the peak electric-field at the drain edge of the gate [15], [16], [18].
3. BV improves for channel materials with higher bandgap [19], and decreases for materials with lower bandgap (this work and work from other groups [36]).
4.  $V_{DS}$  is limited by gate breakdown for  $L_G$  as small as  $0.28$   $\mu\text{m}$  (this work, [30]).
5.  $BV_{DS}$  and  $BV_{DG}$  have a negative temperature coefficient (this work, [30]).
6.  $I_G$  is thermally activated approaching breakdown with  $E_A \approx 0.1$  eV (this work).
7. Holes are generated during breakdown (this work).
8. Gate electrons, *not* channel electrons, are responsible for off-state breakdown (this work, discussed later).

There is no simple theory that can explain the above findings. Since the breakdown voltage due to impact-ionization has a positive temperature coefficient [7], it follows that breakdown cannot be a simple impact-ionization phenomena. Furthermore, if breakdown was due to thermionic-field emission alone, holes would not be generated in the process. The findings summarized above, however, are qualitatively identical to those that we obtained on InAlAs/ $n^+$ -InGaAs HFET's [32]. In a way, this is rather remarkable since the present devices differ considerably from those in [32] in their much shorter gate-length, different cap design, the presence

of dopants in the insulator, the absence of dopants in the channel, incorporation of gate-recessing, and different buffer-layer. The similitude of experimental observations regarding off-state breakdown in such dissimilar devices reveals how fundamentally the breakdown process is associated with the materials involved.

The thermionic-field emission/Auger-generation hypothesis we proposed for the InAlAs/ $n^+$ -InGaAs HFET [32] can explain all the findings for the MODFET. Auger generation [34] is also referred to as "impact-ionization at a potential step" [37]. This phenomena finds use in avalanche photodiodes to reduce the multiplication noise [38]. Essentially, electrons going from the InAlAs insulator to the InGaAs channel suddenly gain a kinetic energy equal to  $\Delta E_c$  from the conduction-band step. This is in addition to the energy they already acquired from the electric-field in the insulator. For  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ,  $\Delta E_c = 0.5$  eV [39], which is considerable compared to the bandgap of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  (0.73 eV) [3]. In this case, the presence of even a low electric-field in the insulator can give rise to impact-ionization in the channel. The combined thermionic-emission/Auger-generation process, shown schematically in Fig. 9(a), is a two step process. First, electrons are injected from the gate edge into the high-field drain-gate region of the insulator by thermionic-field emission. Second, because of the large conduction-band offset and the electric-field in the insulator, they enter the channel hot, and immediately relax their energy through impact-ionization. The electrons flow towards the drain, and the holes can either be extracted by the gate or flow towards the source, where they recombine with electrons. This process actually occurs in two-dimensions, with electron injection likely to take place sideways from the gate into the drain-gate gap, as illustrated on a two-dimensional sketch in Fig. 9(b). The need to assume sideways injection arises because, similar to the AlGaAs/GaAs HEMT [40], [41], the GaAs MESFET [42], and the InAlAs/ $n^+$ -InGaAs HFET [32], there is a high-field region at the gate edge of the drain-gate gap.

Before we proceed, we must first rule out another mechanism. Zener tunneling in the channel is qualitatively consistent with some of our findings. In this process, BV would show a negative temperature dependence through the temperature dependence of the channel bandgap [3], and holes would also be generated in the channel. These holes could be extracted by the negatively biased gate and appear as gate-current. To investigate this hypothesis, we have examined the dependence of  $I_G$  on  $E_G$  (which changes with temperature [3]) as a function of  $V_{DG}$  approaching breakdown. Simple Zener theory [34] demands that the dependence of  $I_G$  on  $E_G$  weakens at higher  $V_{DG}$ . We find precisely the contrary. We therefore rule out Zener tunneling in the channel as a dominant mechanism.

The absence of Zener tunneling in the channel is consistent with results in the literature that for a fixed channel design, BV improves with methods which increase the gate Schottky-barrier height [12]–[14]. It is also consistent with the fact that the InAlAs/ $n^+$ -InGaAs HFET (heavily doped channel) has higher BV than the InAlAs/InGaAs MODFET (undoped channel). An increase in BV with channel doping is not consistent with Zener [7].




Fig. 9. A schematic diagram showing the combined effect of electron thermionic-field emission and Auger generation. (a) Basic mechanism, (b) two-dimensional drawing. Electrons are injected sideways through thermionic-field emission from the gate into the high-field drain-gate region of the insulator (step 1). They enter the channel hot and impact-ionize by Auger generation (step 2).

We will now explain the experimental findings on MODFET's in terms of the Thermionic-field emission/Auger-generation hypothesis. First, off-state breakdown depends upon insulator design because electron thermionic-field emission depends upon the insulator composition and the potential distribution under the gate. The activation energies obtained in the previous section for the gate current are substantially lower than the Schottky barrier height of metals on InAlAs [5]. This is most surely due to the presence of a high doping concentration inside the InAlAs pseudoinulator which produces sharp band bending underneath the gate metal (see Fig. 9(a)). The removal of dopants from the insulator can increase the effective gate-Schottky barrier height [43], as can




Fig. 10. A schematic showing the biasing circuit for the experiment of Fig. 11. The solid arrows show the flow of source electrons and their generated holes (if any). The shaded arrow shows electron flow from the gate to the drain.




Fig. 11.  $I_G$  vs.  $V_{GD}$  as a function of  $I_S$ . The measurement shows that source electrons do not appear to trigger breakdown.

also a low-InAs insulator [10], [11]. Therefore, the use of an undoped or lower-doped InAlAs layer [9], [14], [32], or the use of low-InAs InAlAs [12], will increase BV. In the case of the (undoped-insulator)  $\text{In}_{0.41}\text{Al}_{0.59}\text{As}/n^+ - \text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  HFET, we measured [32]  $E_A \approx 0.45$  eV approaching breakdown. In this case,  $\text{BV}_{\text{DS}}$  was 17 V at 300 K. As a further note on the relevance to breakdown of electron injection from the gate to the insulator, our hypothesis is consistent with the observed increase in BV at lower temperatures, shown in Fig. 3, since electron emission from the gate is reduced.

Second, methods which reduce the peak electric-field at the gate-edge [15, 16, 18] are found to increase BV. In our hypothesis, this would occur by increasing the effective Schottky barrier height for thermionic emission sideways into the drain. And third, a decrease in channel bandgap [19] will enhance Auger generation in the channel and degrade BV. In the InAs-rich channel devices, Auger generation is increased both because the channel bandgap is lower [3], and  $\Delta E_c$  to  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  increases [39]. An enhancement of Auger generation may also explain our observation of lower activation energy of the gate current for the high-InAs samples. This can arise from a partial offset of the negative temperature coefficient of the thermionically emitted electron current with the positive temperature coefficient of holes generated by impact-ionization and to some extent collected at the gate.




Fig. 12. A conduction-band diagram, drawn from source to drain. The injection of source current can reduce the electric-field in the insulator through short-channel effects (see text).

We now discuss the effect of source current on off-state breakdown. The experiment is motivated by results from the InAlAs/InGaAs MODFET literature, which shows that electron flow through a high-field region in the InGaAs channel causes impact-ionization [27], [29]. Some of the generated holes are collected by the gate and comprise gate current [28], [44]. We wish to see to what extent this mechanism plays a role at around threshold. The biasing circuit in our measurement is shown in Fig. 10. Essentially, we have carried out a measurement of gate-drain I-V characteristics with varying amounts of source current. The flow of source electrons and their generated holes has been illustrated schematically by the solid arrows. Also illustrated, by the lightly shaded arrow, is the flow of gate electrons.

The experimental data is presented in Fig. 11. First, a two-terminal gate-drain (source floating) scan was carried out. This scan was then repeated with  $I_S = -1$  and  $-5$  mA/mm. Data is presented for  $x = 0.53$  and  $x = 0.70$ . For  $x = 0.70$ , larger  $I_S$  causes a slight reduction in BV. We attribute this small effect to residual impact-ionization caused by electrons flowing through the high-field channel region [27], [29]. For  $x = 0.53$ , larger  $I_S$  actually *increases* the gate breakdown voltage. This is an unexpected result.

Short-channel effects provide a possible explanation for this apparently anomalous behavior. As sketched in the conduction band diagram of Fig. 12, in a very short device, the potential tails of the source and drain partially overlap in the channel under the gate. This reduces the potential barrier to injecting electrons from the source into the channel. This is the well known Drain-Induced Barrier Lowering (DIBL) phenomenon [45]. As a consequence of this, when the source conduction band is raised to accommodate source current, it lifts up slightly with it the conduction band under the gate, as illustrated in Fig. 12. This reduces the field in the insulator and enhances the barrier against electron injection from gate to drain, therefore suppressing breakdown. The reason for not observing this effect in the  $x = 0.70$  device is that in this case the channel is much thinner and DIBL is mitigated. The  $x = 0.62$  device

(not shown) also has a 400 Å thick channel and displays the same effect as the lattice-matched device. The main result of this experiment is that a small amount of source electrons do not degrade in any significant way the off-state breakdown of InAlAs/InGaAs MODFET's. This is an important validation for the hypothesis put forward in this paper.

## V. CONCLUSION

We present a temperature-dependent study of the physics of off-state breakdown in ( $L_G = 0.28 \mu\text{m}$ ) InAlAs/InGaAs MODFET's. Breakdown is found to be drain-gate limited and BV shows a negative temperature coefficient. As in InAlAs/ $n^+$ -InGaAs HFET's, breakdown is hypothesized to be a two step process. First, electrons are injected from the gate edge into the high-field drain-gate region of the insulator by thermionic-field emission. Second, because of the large conduction-band offset and the electric-field in the insulator, they enter the channel hot, and immediately relax their energy through impact-ionization. This combined mechanism also explains a variety of findings about the off-state breakdown behavior of InAlAs/InGaAs MODFET's from the literature. The understanding gained provides a path for future improvements in the off-state breakdown voltage.

## REFERENCES

- [1] S. Hiyamizu, T. Fujii, S. Muto, T. Inata, Y. Nakata, Y. Sugiyama and S. Sasa, "MBE growth of InGaAs-InGaAlAs heterostructures for applications to high-speed devices," *J. Crystal Growth*, vol. 81, p. 349, 1987.
- [2] L. D. Nguyen, L. E. Larson, and U. K. Mishra, "Ultra-high-speed modulation-doped field-effect transistors: A tutorial review," *Proc. IEEE*, vol. 80, no. 4, p. 494, 1992.
- [3] D. K. Gaskill and N. Bottka, "Band-gap determination by photoreflectance of InGaAs and InAlAs lattice matched to InP," *Applied Physics Letters*, vol. 56, no. 13, p. 1269, 1990.
- [4] S. Adachi, "GaAs, AlAs and  $\text{Al}_x\text{Ga}_{1-x}\text{As}$ : Material parameters for use in research and device applications," *J. Applied Physics*, vol. 58, no. 3, p. R1, 1985.
- [5] L. P. Sadwick, C. W. Kim, K. L. Tan and D. C. Streit, "Schottky barrier heights of  $n$ -type and  $p$ -type  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}$ ," *IEEE Electron Device Lett.*, vol. 12, no. 11, p. 626, 1991.
- [6] M. Missous, W. S. Truscott, and K. E. Singer, "In-situ, near ideal epitaxial  $\text{Al}/\text{Al}_x\text{Ga}_{1-x}\text{As}$  Schottky barriers formed by molecular beam epitaxy," *J. Applied Physics*, vol. 68, no. 5, p. 2239, 1990.
- [7] S. M. Sze, *Physics of Semiconductor Devices*, 2nd Edition. New York: John Wiley, 1981.
- [8] H. Dambkes and P. Marschall, "High performance  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  HFET's," *Electronics Letters*, vol. 26, no. 7, p. 488, 1990.
- [9] T. Itoh, A. S. Brown, L. H. Camnitz, G. W. Wicks, J. D. Berry, and L. F. Eastman, "Depletion- and enhancement-mode  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  modulation-doped field-effect transistors with a recessed gate structure," *Institute of Physics Conference Series*, no. 79, p. 571, 1986.
- [10] C. L. Lin, P. Chu, A. L. Kellner and H. H. Wieder, "Composition dependence of  $\text{Au}/\text{In}_x\text{Al}_{1-x}\text{As}$  Schottky barrier heights," *Applied Physics Letters*, vol. 49, no. 23, p. 1593, 1986.
- [11] K. Imanishi, T. Ishikawa and K. Kondo, "N- $\text{In}_x\text{Al}_{1-x}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  pseudomorphic selectively doped heterostructures with improved Schottky characteristics," *Institute of Physics Conference Series No. 106*, p. 637, 1990.
- [12] J. J. Brown, A. S. Brown, S. E. Rosenbaum, A. S. Schmitz, M. Matloubian, L. E. Larson, M. A. Melendes, and M. A. Thompson, "Study of the dependence of  $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}/\text{Al}_x\text{In}_{1-x}\text{As}$  power HEMT breakdown voltage on Schottky layer design and device layout," *51st Device Research Conference*, June 1993, Santa Barbara, CA, USA.
- [13] K. B. Chough, W.-P. Hong, C. Caneau, J.-I. Song and J. R. Hayes, "OMCVD grown  $\text{AlInAs}/\text{GaInAs}$  HEMT's with  $\text{AlGaInP}$  Schottky layer," *51st Device Research Conference*, June 1993, Santa Barbara, CA, USA.
- [14] M. Matloubian, L. D. Nguyen, A. S. Brown, L. E. Larson, M. A. Melendes, and M. A. Thompson, "High power and high efficiency  $\text{AlInAs}/\text{GaInAs}$  on  $\text{InP}$  HEMT's," *IEEE MTT-S Symposium*, 1991, Conference Digest, p. 721.
- [15] J. B. Boos and W. Kruppa, "InAlAs/InGaAs/InP HEMT's with high breakdown voltages using double-recess gate process," *Electronics Letters*, vol. 27, no. 21, p. 1909, 1991.
- [16] Y.-C. Pao, C. K. Nishimoto, R. Majidi-Ahy, J. Archer, N. G. Bechtel and J. S. Harris Jr., "Characterization of surface-undoped  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{InP}$  high electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 37, no. 10, p. 2165, 1990.
- [17] J. Dickmann, H. Dämbkes, H. Nickel, R. Lösch, W. Schlapp, Y. H. Zhang, J. Böttcher and H. Künzel, "Influence of a surface layer on dc- and rf-performance of  $\text{AlInAs}/\text{GaInAs}$  HFETs," *3rd International Conference on InP and Related Materials*, Apr. 1991, Wales, UK. p. 292.
- [18] J. Dickmann, K. Riepe, H. Haspeklo, B. Maile, H. Daembkes, H. Nickel, R. Losch and W. Schlapp, "Novel fabrication process for  $\text{Si}_3\text{N}_4$  passivated  $\text{InAlAs}/\text{InGaAs}/\text{InP}$  HFETs," *Electronics Letters*, vol. 28, no. 19, p. 1849, 1992.
- [19] W.-P. Hong, R. Bhat, J. R. Hayes, C. Nguyen, M. Koza and G.-K. Chang, "High-breakdown, high-gain  $\text{InAlAs}/\text{InGaAsP}$  quantum-well HEMT's," *IEEE Electron Device Lett.*, vol. 12, no. 10, p. 559, 1991.
- [20] M. Matloubian, L. M. Jelloian, M. Lui, T. Liu, L. E. Larson, L. D. Nguyen, and M. V. Le, "GaInAs/InP composite channel HEMT's," *51st Device Research Conference*, June 1993, Santa Barbara, CA, USA.
- [21] K. B. Chough, B. W.-P. Hong, C. Caneau, J. I. Song, K. I. Jeon, S. C. Hong, and K. Lee, "High-performance  $\text{InP}$ -based HEMT's with a graded pseudomorphic channel," *IEDM*, 1993, Conference Digest, p. 229.
- [22] A. S. Brown, C. S. Chou, M. J. Delaney, C. E. Hooper, J. F. Jensen, L. E. Larson, U. K. Mishra, L. D. Nguyen, and M. S. Thompson, "Low-temperature buffer  $\text{AlInAs}/\text{GaInAs}$  on  $\text{InP}$  HEMT technology for ultra-high-speed integrated circuits," in *Proc. IEEE GaAs IC Symposium*, 1989, p. 143.
- [23] A. Fathimulla, J. Abrahams, T. Loughran and H. Hier, "High-performance  $\text{InAlAs}/\text{InGaAs}$  HEMT's and MESFET's," *IEEE Electron Device Lett.*, vol. 9, no. 7, p. 328, 1988.
- [24] S. R. Bahl and J. A. del Alamo, "Elimination of mesa-sidewall gate-leakage in  $\text{InAlAs}/\text{InGaAs}$  heterostructures by selective sidewall recessing," *IEEE Electron Device Lett.*, vol. 13, no. 4, p. 195, 1992.
- [25] S. R. Bahl, M. H. Leary, and J. A. del Alamo, "Mesa-sidewall gate-leakage in  $\text{InAlAs}/\text{InGaAs}$  HFET's," *IEEE Trans. Electron Devices*, vol. 39, no. 9, p. 2037, 1992.
- [26] D. J. Newson, R. P. Merrett, and B. K. Ridley, "Control of gate leakage in  $\text{InAlAs}/\text{InGaAs}$  HEMT's," *Electronics Letters*, vol. 27, no. 17, p. 1592, 1991.
- [27] G. G. Zhou, A. Fischer-Colbrie, J. Miller, Y. C. Pao, B. Hughes, L. Studebaker, and J. S. Harris, Jr., "High output conductance of  $\text{InAlAs}/\text{InGaAs}/\text{InP}$  MODFET due to weak impact ionization in the  $\text{InGaAs}$  channel," *Int. Electron Devices Meeting*, Technical Digest, p. 247, 1991.
- [28] F. Buchali, C. Heedt, W. Prost, I. Gyuro and F. J. Tegude, "Analysis of gate leakage on MOVPE grown  $\text{InAlAs}/\text{InGaAs}/\text{InP}$ -HFET," *Microelectronic Engineering*, vol. 19, p. 401, 1992, *European Solid-State Device Research Conference (ESSDERC)*, Sept. 1992, Leuven, Belgium.
- [29] C. Heedt, F. Buchali, W. Prost, D. Fritzche, H. Nickel and F. J. Tegude, "Characterization of impact-ionization in  $\text{InAlAs}/\text{InGaAs}/\text{InP}$  HEMT structures using a novel photocurrent-measurement technique," *5th Int. Conference on InP and Related Materials*, Paris, France, 1993, p. 247.
- [30] J. Dickmann, S. Schildberg, H. Dämbkes, S. R. Bahl and J. A. del Alamo, "Characterization of the breakdown behavior of pseudomorphic  $\text{InAlAs}/\text{In}_x\text{Ga}_{1-x}\text{As}/\text{InP}$  HEMTs with high breakdown voltages," *20th Int. Symp. Gallium Arsenide and Related Compounds*, Freiburg (Germany), *Inst. Phys. Conf. Ser.*, no. 136, p. 65, 1994.
- [31] J. Dickmann, S. Schildberg, A. Geyer, B. E. Maile, A. Schurr, S. Heuthe, and P. Narozny, "Breakdown mechanisms in the on-state mode of operation of  $\text{InAlAs}/\text{In}_x\text{Ga}_{1-x}\text{As}$  pseudomorphic HEMTs," *Proc. 6th Int. Conf. InP and Related Materials*, Santa Barbara, CA, p. 335, 1994.
- [32] S. R. Bahl and J. A. del Alamo, "Physics of breakdown in  $\text{InAlAs}/n^+$ - $\text{InGaAs}$  heterostructure field-effect transistors," *Proc. 5th Int. Conf. InP and Related Materials*, Paris, France, p. 243, 1993, *IEEE Trans. Electron Devices* Dec. 1994.
- [33] ———, "A new drain-current injection technique for the measurement of off-state breakdown voltage in FET's," *IEEE Trans. Electron Devices*, vol. 40, no. 8, p. 1558, 1993.

- [34] S. Tiwari, *Compound Semiconductor Device Physics*, Academic Press, 1992.
- [35] T. Yokoyama and A. Tamura, "The substrate current by impact ionization in GaAs MESFET's," *Institute of Physics Conference Series*, no. 120, p. 239, 1991.
- [36] K. B. Chough, T. Y. Chang, M. D. Feuer and B. Lalevic, "Comparison of device performance of highly strained  $Ga_{1-x}In_xAs/Al_{0.48}In_{0.52}As$  ( $0.53 \leq x \leq 0.90$ ) MODFET's," *Electronics Letters* vol. 28, no. 3, p. 329, 1992 and T. Y. Chang, Personal communication, 1993.
- [37] K. Brennan, T. Wang and K. Hess, "Theory of electron impact ionization including a potential step: Application to GaAs-AlGaAs," *IEEE Electron Device Lett.*, vol. 6, no. 4, p. 199, 1985.
- [38] T. Kagawa, Y. Kawamura, H. Asai, M. Naganuma, O. Mikami, "Impact ionization rates in InGaAs/InAlAs superlattice," *Applied Physics Letters*, vol. 55, no. 10, p. 993, 1989.
- [39] J.-H. Huang, B. Lalevic, and T. Y. Chang, "Measurement of the conduction band discontinuity in pseudomorphic  $In_xGa_{1-x}As/In_{0.52}Al_{0.48}As$  Heterostructures," *Applied Physics Letters*, vol. 60, no. 6, p. 733, 1992.
- [40] F. Temcamani, Y. Crosnier, D. Lippens, and G. Salmer, "Modeling and experimental study of breakdown mechanisms in multichannel AlGaAs/GaAs power HEMT's," *Microwave and Optical Technology Letters*, vol. 3, no. 6, p. 195, 1990.
- [41] H.-F. Chau, D. Pavlidis, and K. Tomizawa, "Theoretical analysis of HEMT breakdown dependence on device design parameters," *IEEE Trans. Electron Devices*, vol. 38, no. 2, p. 213, 1991.
- [42] T. M. Barton and P. H. Ladbrooke, "The role of the device surface in the high voltage behaviour of the GaAs MESFET," *Solid State Electronics*, vol. 29, no. 8, p. 807, 1986.
- [43] C. Heedt, P. Gottwald, F. Buchali, W. Prost, H. Künzel and F. J. Tegude, "On the optimization and reliability of ohmic- and Schottky contacts to InAlAs/InGaAs HFET," *4th International Conference on InP and Related Materials*, Newport, RI, USA, 1992, p. 238.
- [44] C. Canali, A. Paccagnella, P. Pisoni, C. Tedesco, P. Telaroli, and E. Zanoni, "Impact ionization phenomena in AlGaAs/GaAs HEMT's," *IEEE Trans. Electron Devices*, vol. 38, no. 11, p. 2571, 1991.
- [45] Y. P. Tsividis, *Operation and Modeling of the MOS Transistor*. McGraw Hill, 1987.
- [46] S. R. Bahl, B. R. Bennett, and J. A. del Alamo, "Doubly strained  $In_{0.41}Al_{0.59}As/n^+-In_{0.65}Ga_{0.35}As$  HFET with high breakdown voltage," *IEEE Electron Device Lett.*, vol. 14, no. 1, p. 22, 1993.
- [47] T. D. Hunt, J. Urquhart, J. Thompson, R. A. Davies, and R. H. Wallis, "Gate technologies for AlInAs/InGaAs HEMT's," Paper presented at *European Solid State Device Research Conference (ESSDERC)*, Nottingham, September 1990, IOP publishing, Ltd., p. 117.



**Sandeep R. Bahl** (S'84-M'93) received the B.S. degree in Electrical Engineering from Rensselaer Polytechnic Institute (RPI), Troy, NY, in 1985, and the M.S. and Ph.D. degrees in Electrical Engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 1988 and 1993, respectively.

From 1984-85, at RPI, he characterized CdTe layers grown on GaAs. Between 1986 and 1988, at MIT, he designed and fabricated a silicon power MOSFET for use in a 10 MHz dc-dc converter.

From 1988-1993, at MIT, he carried out research to explore the physics and technology of the InAlAs/ $n^+$ -InGaAs Heterostructure Field-Effect Transistor. From February to September 1993, he carried out postdoctoral research at MIT to study breakdown mechanisms in InAlAs/InGaAs Modulation-Doped Field Effect Transistors. He is currently at Hewlett-Packard Laboratories, Palo Alto, CA, and is responsible for the development of next-generation Heterojunction Bipolar Transistor technology. His current research interests include the physics and technology of compound semiconductor transistors, and their application to high-speed circuits.

He was awarded the Rensselaer International Scholarship to attend RPI for his B.S. degree. He graduated *Summa Cum Laude* and ranked first in the department. During his Ph.D. program, he was the author of eight refereed journal articles. In addition, he was the recipient of the *Best Student Paper Award* at the Indium Phosphide and Related Materials Conference in 1993 for his work on the physics of breakdown in InAlAs/ $n^+$ -InGaAs HFET's.

Dr. Bahl is a member of Tau Beta Pi and Eta Kappa Nu.



**Jesús A. del Alamo** (S'79-M'85) received the degree of Telecommunications Engineer from the Polytechnic University of Madrid in 1980, and the M.S. and Ph.D. degrees in Electrical Engineering from Stanford University, Palo Alto, CA, in 1983 and 1985, respectively.

From 1977 to 1981 he was research assistant at the Institute of Solar Energy of the Polytechnic University of Madrid, working on silicon solar cells. At Stanford University he carried out his Ph.D. dissertation on minority carrier transport in heavily

doped silicon and its relevance to bipolar transistors and solar cells. From 1985 to 1988 he was research engineer with NTT LSI Laboratories in Atsugi, Japan, where he conducted research on heterostructure field-effect transistors (HFET's) based on InP, InAlAs, and InGaAs. Since 1988, he has been with the Department of Electrical Engineering and Computer Science of the Massachusetts Institute of Technology as Associate Professor. His current interests include high performance HFET's and metal-semiconductor-metal photodiodes based on compound semiconductors that contain In, and novel quantum-effect devices with one-dimensional electron confinement.

Del Alamo was holder of the ITT Career Development Professorship at MIT from 1990 to 1993. In 1991, he was named Presidential Young Investigator Award by NSF. In 1992 he was awarded the Baker Memorial Award for Excellence in Undergraduate Teaching at MIT. In 1993 he received the H. E. Edgerton Junior Faculty Achievement Award at MIT. He is a member of the IEEE, the American Physical Society, and the Japanese Society of Applied Physics.

**Jürgen Dickmann**, for photograph and biography, please see page 6 of this TRANSACTIONS.

**Steffen Schildberg** was born in Rostock, Germany, on June 30, 1967. He received the Dipl.Phys. degree from University Rostock in 1992. In 1992 he made his diploma thesis at Daimler Benz Research Center Ulm. The topic of the thesis was to characterize the breakdown mechanisms of submicron gate-length InAlAs/InGaAs HFET's. He is now on leave from University Rostock.