

# A Recessed-Gate $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MIS-type FET

JESÚS A. DEL ALAMO, MEMBER, IEEE, AND TAKASHI MIZUTANI, MEMBER, IEEE

**Abstract**—Scaling of the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  insulator thickness of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIS-type FET's is found experimentally to result in a drastic drop in performance below 200 Å. This is demonstrated to arise from an increase in the sheet resistance of the extrinsic portions of the device that accompanies insulator scaling. In order to solve this problem, a recessed-gate MISFET with a very thin (300 Å)  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layer has been fabricated. A 1.5- $\mu\text{m}$ -long gate device showed a transconductance of 285 mS/mm and a current-gain cutoff frequency of 19.4 GHz. This result proves the ability of a thin  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap to reduce source resistance and improve device performance. The fabricated recessed-gate structure is a promising candidate for high-performance-scaled MIS-type FET's based on thin, heavily doped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channels.

## I. INTRODUCTION

FIELD-EFFECT transistors (FET's) based on  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  have been the subject of intense research due to their potential for high-speed and high-frequency applications [1]. A number of device structures have been demonstrated that utilize  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  as an active channel and  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  as wide-bandgap gate material: modulation-doped FET's ( $\text{n-In}_{0.52}\text{Al}_{0.48}\text{As}/\text{undoped-In}_{0.53}\text{Ga}_{0.47}\text{As}$ ) [2], MIS-type FET's (undoped- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{undoped-In}_{0.53}\text{Ga}_{0.47}\text{As}$ ) [3], and MIS-type FET's with a doped channel (undoped- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$ ) [4]. Recently, the latter structure has been fabricated with a thin and heavily doped  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel, and the resulting performance compared favorably with modulation-doped FET's of the same gate length [5].

Although electrons have a lower mobility in a heavily doped channel than in an undoped channel, there are a number of advantages in a doped-channel MIS-type FET (MIDFET, metal-insulator-doped semiconductor FET, for short) over the more conventional MODFET [5], [6]. In the MIDFET, the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  wide-bandgap material is undoped, and therefore its thickness can be scaled down with more freedom than in MODFET's where it is doped, and the maximum attainable doping level sets up a lower limit to the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  thickness. This flexibility in scaling should result in higher performance for the MID-

FET. Additionally, for large positive gate voltages, parallel conduction can take place in a parasitic channel that appears inside the doped  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer of a MODFET; this results in a sharp transconductance collapse [7], [8]. This phenomenon is experimentally confirmed not to appear in MIDFET's [5] because of the absence of doping in the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer. This same feature results in higher breakdown voltages in MIDFET's in comparison to MODFET's.

The results obtained so far in 2- $\mu\text{m}$ -long gate MIDFET's with a thin heavily doped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel have been very encouraging. An extrinsic transconductance,  $g_m$ , of 152 mS/mm, and a current-gain cutoff frequency,  $f_T$ , of 12.4 GHz were obtained from a 2- $\mu\text{m}$  gate length FET [5]. Furthermore,  $g_m$  and  $f_T$  exhibit very high values for a wide range of gate bias [9], which constitutes a significant merit over MODFET's and MESFET's.

In an effort to further improve its performance, in this paper we report the fabrication of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIDFET's with a scaled-down insulator thickness and our previous undoped cap. Our experiments reveal that simple scaling of insulator thickness in a device that has an undoped cap results in intolerably high source resistance that drastically degrades transistor performance. To solve this severe problem we demonstrate a recessed-gate MIDFET with a thin  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap.

$\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layers have been extensively used for this purpose in  $\text{n-In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MODFET's [10], [11]. Because of the high doping level that exists inside the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer of a MODFET, tunneling across the  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -cap/ $\text{n-In}_{0.52}\text{Al}_{0.48}\text{As}$ -insulator/ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ -channel heterostructure is the likely mechanism that explains the reduction in source resistance that is observed in MODFET's [12]. As we demonstrate in this paper, the mechanism of reduction of source resistance in  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIDFET's as a result of the incorporation of an  $\text{n}^+$ -cap is likely to be very different from MODFET's. We speculate that in a MIDFET the  $\text{n}^+$ -cap induces an accumulation layer of electrons at the heterointerface between the channel and the insulator in the extrinsic portions of the FET. The large sheet density of electrons, therefore, reduces the sheet resistance of the extrinsic channel and, consequently, the source resistance.

This paper will describe first the experimental fabrication of the scaled MIDFET's with an undoped cap and the

Manuscript received September 23, 1988.

J. A. del Alamo was with the NTT LSI Laboratories, Nippon Telegraph and Telephone Corp., 3-1 Morinosato Wakamiya, Atsugi-shi, Japan. He is now with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139.

T. Mizutani is with the NTT LSI Laboratories, Nippon Telegraph and Telephone Corp., 3-1 Morinosato Wakamiya, Atsugi-shi, Japan.

IEEE Log Number 8926427.

new recessed-gate MIFET. It will then present the main results of this effort, demonstrating the superiority of the recessed-gate structure. Finally, it will discuss the origin of the large resistance in undoped-cap MIFET's and its suppression in the recessed-gate device.

## II. EXPERIMENTAL

Schematic cross sections of the devices studied in this work are shown in Fig. 1(a) and (b). The epitaxial structures were grown by MBE on (100) semi-insulating Fe-doped InP substrates at a 520°C substrate temperature. Fig. 1(a) represents the basic MIFET structure with a very thin undoped cap, which is similar to the device demonstrated before [5]. The  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel in all the present devices is nominally 120 Å thick and Si-doped to a concentration of  $1.5 \times 10^{18} \text{ cm}^{-3}$ . Three different device structures with  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  insulator thicknesses of 50, 150, and 300 Å were grown.

The new recessed-gate MIFET is shown in Fig. 1(b). The epitaxial structure is similar to the conventional MIFET except for the incorporation of an  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap, 300 Å thick and  $3 \times 10^{18} \text{ cm}^{-3}$  Si doped. An  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  insulator thickness of 300 Å was selected.

Device processing for the undoped-cap MIFET's is similar to the one described in [5]. In summary, isolation was performed by chemically etching a mesa down to the InP substrate. AuGeNi ohmic contacts were e-beam evaporated, lifted off, and alloyed at 400°C for 30 s. A Ti/Au gate and contact pads were also e-beam evaporated and lifted off. Processing for the recessed-gate MIFET was identical except for a recess etch performed immediately before Ti/Au gate metal evaporation. The etchant,  $\text{H}_3\text{PO}_4 : \text{H}_2\text{O}_2 : \text{H}_2\text{O}$  (1 : 1 : 38), is widely referenced in the literature of this semiconductor system [3].

DC and microwave device characterization was carried out at room temperature. In particular, the  $S$  parameters were measured from 0.1 to 26.5 GHz, and from them the current gain as a function of frequency was obtained. This allowed the extraction of  $f_T$ , the current-gain cutoff frequency.

The source resistance and its two main components, the contact resistance and the extrinsic channel sheet resistance, were measured in the case of the undoped-cap MIFET's using the Transmission Line Method (TLM) [13] on structures located next to the devices. For the recessed-gate MIFET, the TLM technique cannot be used because it measures the sheet resistance of the  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel in parallel with the  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layer. As a result, the measurements grossly underestimate the correct contact and sheet resistances [12].

## III. RESULTS

Fig. 2 shows the peak extrinsic and intrinsic transconductances of undoped-cap MIFET's and the peak extrinsic transconductance of a recessed-gate MIFET with  $1.5 \times 200 \mu\text{m}^2$  gate dimensions as functions of the gate-




Fig. 1. Schematic cross section of fabricated devices. (a) Undoped-cap MIFET. (b) Recessed-gate MIFET. Three undoped-cap devices were fabricated with  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  thicknesses of 50, 150, and 300 Å.




Fig. 2. Measured extrinsic transconductance  $g_m$  and estimated intrinsic transconductance  $g_{m0}$  for undoped-cap MIFET's as a function of total device insulator thickness (see text). The extrinsic transconductance of the recessed-gate MIFET is also shown. The device gate dimensions are in all cases  $1.5 \times 200 \mu\text{m}^2$ .

insulator thickness. As displayed, the gate insulator plotted in the abscissa includes the 50-Å-thick undoped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap shown in Fig. 1(a).

Fig. 2 reveals that the extrinsic transconductance  $g_m$  of the undoped-cap MIFET's initially increases as the insulator is scaled down, but drops precipitously beyond about 200 Å.

In order to understand the origin of this loss of transconductance in thin-insulator MIFET's, we have measured the contact resistance  $R_c$  and the sheet resistance of the extrinsic channel  $R_{sh}$  using the TLM technique [13]. With these two parameters, we have estimated the source




Fig. 3. Values of contact resistance ( $R_c$ ), extrinsic channel resistance ( $R_{sh} L_{SG}$ ), and source resistance ( $R_s$ ) of undoped-cap MIFET's as a function of total insulator thickness ( $W_i + W_c$ ).

resistance  $R_s$ . Fig. 3 plots  $R_s$  and its two components, the contact resistance and the resistance of the extrinsic channel  $R_{sh} L_{SG}$  (where  $L_{SG} \approx 1 \mu\text{m}$  is the source-to-gate separation), as a function of total insulator thickness.

As Fig. 3 indicates,  $R_s$  quickly increases for undoped-cap MIFET's with an insulator thickness lower than 200 Å. The extrinsic-channel resistance  $R_{sh} L_{SG}$  is found to be responsible for this behavior since, as it should be expected, the contact resistance decreases with insulator thickness. A discussion on the scaling properties of the extrinsic-channel resistance is carried out in Section IV.

From the knowledge of the source resistance, we have estimated the intrinsic transconductance  $g_{mo}$  through the expression  $g_{mo} = g_m / (1 - g_m R_s)$ . The open squares in Fig. 2 represent  $g_{mo}$  for the undoped-cap MIFET's.  $g_{mo}$  increases significantly as the insulator thickness is scaled down to about 200 Å, but beyond this value,  $g_{mo}$  appears to saturate. The phenomenon responsible for this  $g_{mo}$  saturation has not been investigated.

In contrast with this behavior, the recessed-gate MIFET shows a very high extrinsic transconductance, 285 mS/mm (see Fig. 2). As discussed above, we cannot estimate the intrinsic transconductance of this device. It is clear, however, that the recessed-gate structure results in extremely low source resistance, since its  $g_m$  is comparable to the  $g_{mo}$  of the undoped-cap MIFET's. The threshold voltage of the recessed MIFET indicated that, as a result of the recess process, the insulator thickness had been reduced to about 120 Å of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ . This value was consistent with the calibrated etch rate of the chemical etchant.

The recessed-gate MIFET structure is therefore successful in reducing the source resistance and obtaining large values of extrinsic transconductance. Fig. 4 shows the common-source  $I$ - $V$  characteristics of a  $1.5 \times 200 \mu\text{m}^2$  gate-recessed device. The threshold voltage  $V_{th}$  is about  $-0.5 \text{ V}$ . Good pinchoff characteristics are obtained. Fig. 5 shows the transconductance as a function of gate-source voltage for the same device and the three undoped-cap MIFET's (labeled in the figure as "reference FET"), with the insulator thickness as parameter.

Microwave measurements were also performed on the same devices up to 26.5 GHz. From the measured  $S$  pa-




Fig. 4. Common-source current-voltage characteristics of a  $1.5 \times 200 \mu\text{m}^2$  gate recessed MIFET. The maximum gate-source voltage is 0.4 V. The gate-source voltage step is 0.1 V.




Fig. 5. Transconductance versus gate-source voltage for the  $1.5 \times 200 \mu\text{m}^2$  recessed-gate MIFET and the three undoped-cap MIFET's (labeled "reference") with the total insulator thickness as a parameter.




Fig. 6. Current gain as a function of frequency for recessed-gate MIFET with  $1.5 \times 200 \mu\text{m}^2$  gate dimensions.

rameters, the current gain  $h_{21}$  was deduced. Fig. 6 displays  $h_{21}$  as a function of frequency for the recessed-gate device.  $h_{21}$  exhibits a  $-6$ -dB/octave slope at high frequencies. The current-gain cutoff frequency  $f_T$  of this device was found to be 19.4 GHz at  $V_{DS} = 2.5 \text{ V}$  and  $V_{GS} = 0.5 \text{ V}$ , as Fig. 6 shows. The undoped-cap MIFET with 300-Å  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  thickness showed, on the other hand, an  $f_T$  of 15.2 GHz at  $V_{DS} = 4.0 \text{ V}$  and  $V_{GS} = -0.8 \text{ V}$ . This result is in line with what we obtained previously on a  $2\text{-}\mu\text{m}$  gate-length devices [5] when the difference of gate lengths is taken into consideration. The  $f_T$  of our  $1.5\text{-}\mu\text{m}$  recessed-gate MIFET is higher than reports on comparable gate length  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOD-FET's [14].

#### IV. DISCUSSION

The TLM measurements revealed that the increase in the source resistance of the conventional MISFET's that occurs as the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  thickness is scaled down resulted from a large increase in the sheet resistance of the

extrinsic channel (see Fig. 3). The underlying cause of this behavior is the Fermi level pinning that occurs at the semiconductor surface. This is illustrated in the schematic equilibrium cross-section conduction band diagram of the extrinsic portion of the device shown in Fig. 7(a). As the figure indicates, surface Fermi level pinning partially depletes the extrinsic  $n^+$ -channel. The thickness of this depletion layer  $W_d$  can easily be shown to be

$$W_d = \sqrt{\left(\frac{\epsilon_s}{\epsilon_i} W_i + W_c\right)^2 + \frac{2\epsilon_s}{qN_D} (\phi_B - \phi_n)} - \left(\frac{\epsilon_s}{\epsilon_i} W_i + W_c\right) \quad (1)$$

where  $W_c$  and  $W_i$  represent, respectively, the thickness of the undoped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap and the undoped  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  insulator;  $\epsilon_i$  and  $\epsilon_s$  indicate, respectively, the permittivity of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ;  $q\phi_B$  is the energy barrier height at the surface;  $q\phi_n$  is the energy difference between the conduction band edge and the Fermi level in the conducting channel;  $N_D$  is the doping level of the channel.

In deducing (1), we have assumed that the residual doping level of the nominally undoped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layers is negligible in comparison with the active-channel doping level. This is a plausible assumption, since our nominally undoped  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  layers have a residual donor doping in the mid  $10^{15} \text{ cm}^{-3}$  level. We have not estimated the residual doping level of the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layers, but it is expected also to be of that order.

The sheet resistance of the extrinsic source can be calculated through

$$R_{sh} = \frac{1}{q\mu_e N_D (W_{ch} - W_d)} \quad (2)$$

where  $q$  is the electron charge,  $\mu_e$  is the electron mobility, and  $W_{ch}$  is the thickness of the active channel.

We have calculated  $R_{sh}$  for various  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  thicknesses and doping levels, and the result is shown in Fig. 8. Many of the parameters that enter in the calculation are not very well known in  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  and  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$ . For  $\phi_B$  we have taken 0.2 eV [15]. In the calculation of  $\phi_n$  we have used Fermi-Dirac statistics and a value of 0.041 for the electron effective mass [16].  $\epsilon_s$  and  $\epsilon_i$  have been taken, respectively, as  $13.9\epsilon_0$  and  $12.4\epsilon_0$  [16], where  $\epsilon_0$  is the free-space permittivity. Electron mobility measurements as a function of doping level (from Fujii *et al.* [17]) have been used.

Fig. 8 shows that as the insulator thickness decreases, the sheet resistance of the extrinsic source increases very rapidly, particularly for low doping levels. In spite of the lack of precise knowledge of the physical parameters involved in the calculation, reasonable agreement is found between the theoretical values and the experimental measurements. The required doping level for the channel doping level is between  $1.5$  and  $4.0 \times 10^{18} \text{ cm}^{-3}$ , in sub-




Fig. 7. Schematic cross section of conduction band diagram of extrinsic device in (a) an undoped-cap MIFET, and (b) a recessed-gate MIFET.




Fig. 8. Sheet resistance of extrinsic  $n^+$ -channel in a conventional MIFET as a function of total insulator thickness and channel-doping level. Experimental measurements are also indicated.

stantial agreement with the nominal  $1.5 \times 10^{18} \text{ cm}^{-3}$ . For low insulator thickness,  $R_{sh}$  is a very strong function of it. In consequence, small variations in the MBE growth-rate calibration may result in large variations in  $R_{sh}$ .

Fig. 8 drastically illustrates the need for a recessed-gate structure in scaled MIFET's.  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layers have been extensively used in  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MODFET's to reduce source resistance [10], [11]. They are effective because electrons tunnel across the  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/n$ - $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  heterostructure that exists at the extrinsic channel [12]. In the  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.52}\text{Al}_{0.48}\text{As}/n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  structure of the extrinsic MIFET this mechanism is very unlikely. This is because the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer is undoped and the large conduction-band discontinuity between  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  (about 0.5 eV [18]) precludes any significant thermionic emission or tunneling across the barrier.

Fortunately, a different mechanism is expected to bring about a reduction in the source resistance of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIFET's when a  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap is utilized. The fundamental concept is illustrated in Fig. 7(b), which shows a cross section of the extrinsic portion of the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIFET with an  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap. The effect of the cap, if heavily doped, is to force the Fermi level to penetrate well inside the conduction band of the cap layer. Since the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer is undoped, the edge of the conduction band in the  $n^+$ - $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  channel is also lowered at its interface with the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  layer. This not only impedes the formation

of a depletion region, but even creates a small electron-accumulation layer at the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  interface. The overall effect is a reduction in the sheet resistance of the extrinsic channel.

An important feature of this phenomenon is that there should be negligible current flow in the  $\text{n}^+$ -cap of a recessed MIDFET. This appears not to be the case in MODFET's in which current flows along the  $\text{n}^+$ -cap and across the doped wide-bandgap material down to the channel. In our MIDFET this current path is very unlikely, as mentioned above, and as a result, the cap does not need to exceed the thickness of the space-charge region that is formed at the surface due to surface Fermi level pinning (see Fig. 7(b)). For a doping level of  $3 \times 10^{18} \text{ cm}^{-3}$ , this thickness is only about 130 Å. A thin cap has many important manufacturing advantages that stem from the shallow recess required before gate metal deposition.

### V. CONCLUSIONS

Simple scaling of the insulator thickness of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIDFET's results in degraded performance due to increased sheet resistance of the extrinsic channel. This is a consequence of Fermi level pinning at the surface of the semiconductor. The efficacy of a thin  $\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap in reducing the source resistance of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MIDFET's has been demonstrated by fabricating a 1.5- $\mu\text{m}$  gate-length device that showed a transconductance of 285 mS/mm and a current-gain cutoff frequency of 19.4 GHz. This recessed-gate structure is favored for scaled down MIDFET's. This work confirms the potential of doped-channel MIS-type FET's for high-frequency applications.

### REFERENCES

- [1] L. F. Eastman, "III-V heterojunction field effect transistor using indium alloys," in *IEDM Tech. Dig.*, 1986, pp. 456-459.
- [2] C. Y. Chen *et al.*, "Depletion mode modulation doped  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}-\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  heterojunction field effect transistors," *IEEE Electron Device Lett.*, vol. EDL-3, no. 6, pp. 152-155, 1982.
- [3] M. D. Feuer, T.-Y. Chang, S. C. Shunk, and B. Tell, "Semiconductor-gated InGaAs/InAlAs heterostructure transistors (SIS-FET's)," *IEEE Electron Device Lett.*, vol. EDL-8, no. 1, pp. 33-35, 1987.
- [4] H. Ohno, J. Barnard, C. E. C. Wood, and L. F. Eastman, "Double heterostructure  $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  MESFET's by MBE," *IEEE Electron Device Lett.*, vol. EDL-1, no. 8, pp. 154-155, 1980.
- [5] J. A. del Alamo and T. Mizutani, "An  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MISFET with a heavily doped channel," *IEEE Electron Device Lett.*, vol. EDL-8, no. 11, pp. 534-536, 1987.
- [6] H. Hida, A. Okamoto, H. Toyoshima, and K. Ohata, "An investigation of i-AlGaAs/n-GaAs doped-channel MIS-like FET's (DMT's)—Properties and performance potentialities," *IEEE Trans. Electron Devices*, vol. ED-34, no. 7, pp. 1448-1455, 1987.
- [7] S. J. Lee, C. R. Crowell, and C. P. Lee, "Optimization of HEMT's in ultra high-speed GaAs integrated circuits," in *IEDM Tech. Dig.*, 1983, pp. 103-106.
- [8] M. Kamada *et al.*, "High-transconductance AlInAs/GaInAs HEMT's grown by MOCVD," *Electron. Lett.*, vol. 23, no. 6, pp. 297-298, 1987.
- [9] J. del Alamo and T. Mizutani, "Bias dependence of  $f_T$  and  $f_{max}$  in an  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{n}^+-\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MISFET," *IEEE Electron Device Lett.*, vol. EDL-9, no. 12, pp. 654-656, 1988.
- [10] T. Itoh *et al.*, "Depletion and enhancement-mode  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  modulation-doped field-effect transistors with a recessed gate structure," *Inst. Phys. Conf. Series*, vol. 79, pp. 571-576, 1986.
- [11] L. F. Palmateer *et al.*, "Microwave characterization of 1  $\mu\text{m}$ -gate  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}/\text{Ga}_{0.47}\text{In}_{0.53}\text{As}/\text{InP}$  MODFET's," *Electron. Lett.*, vol. 23, no. 1, pp. 53-55, 1987.
- [12] M. D. Feuer, "Two-layer model for source resistance in selectively doped heterojunction transistors," *IEEE Trans. Electron Devices*, vol. ED-32, no. 1, pp. 7-11, 1985.
- [13] G. K. Reeves and H. B. Harrison, "Obtaining the specific contact resistance from transmission-line model measurements," *IEEE Electron Device Lett.*, vol. EDL-3, no. 5, pp. 111-113, 1982.
- [14] K. Hikosaka, S. Sasa, W. Harada, and S. Kuroda, "Current-gain cut-off frequency comparison of InGaAs HEMT's," *IEEE Electron Device Lett.*, vol. EDL-9, no. 5, pp. 241-243, 1988.
- [15] K. Kajiyama, Y. Mizushima, and S. Sakata, "Schottky barrier height of n-InGa<sub>1-x</sub>As diodes," *Appl. Phys. Lett.*, vol. 23, no. 8, pp. 458-459, 1973.
- [16] T. P. Pearsall, Ed., *GaInAsP Alloy Semiconductors*. New York: Wiley, 1982.
- [17] T. Fujii, T. Inata, K. Ishii, and S. Hiyamizu, "Heavily Si-doped InGaAs lattice-matched to InP grown by MBE," *Electron. Lett.*, vol. 22, no. 4, pp. 191-192, 1986.
- [18] R. People, K. W. Wecht, K. Alavi, and A. Y. Cho, "Measurement of the conduction-band discontinuity of molecular beam epitaxial grown  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  N-n heterojunction by C-V profiling," *Appl. Phys. Lett.*, vol. 43, no. 1, pp. 118-120, 1983.

\*




**Jesús A. del Alamo** (S'79-M'85) was born in Sorria, Spain, in 1957. He received the degree of telecommunications engineer from the Polytechnic University of Madrid in 1980, and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1983 and 1985, respectively. His Ph.D. dissertation was on minority-carrier transport in heavily doped silicon and its relevance to bipolar transistors and solar cells.

From 1977 to 1981, he was a Research Assistant at the Institute of Solar Energy of the Polytechnic University of Madrid, working on silicon solar cells. From 1985 to 1988, he was a Research Engineer with the Nippon Telegraph and Telephone Corporation at the NTT LSI Laboratories in Atsugi, Japan. There he conducted research on heterostructure field-effect transistors based on InP, InAlAs, and InGaAs, fabricated by molecular-beam epitaxy. He is presently an Assistant Professor in the Department of Electrical Engineering and Computer Science of the Massachusetts Institute of Technology, Cambridge, where he is continuing research on heterostructure devices based on compound semiconductors.

Dr. del Alamo received the first prize in the 1980 IEEE Region 8 Undergraduate Student Paper Contest, and an Electrochemical Society Research Summer Fellowship Award in 1983. He was a Vinton Hayes Fellow at MIT during 1988. He is a member of the Electrochemical Society, the American Physical Society, and the Japanese Society of Applied Physics.

\*



**Takashi Mizutani** (M'84) was born in Gifu, Japan, on October 12, 1948. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from Nagoya University, Aichi, Japan, in 1971, 1973, and 1984, respectively.

In 1973, he joined Musashino Electrical Communication Laboratory, Nippon Telegraph and Telephone Public Corporation, Tokyo, Japan, where he worked on planar Gunn effect functional devices, development of ion-implanted FET's, fabrication of GaAs IC's, and characterization of GaAs substrates for GaAs IC's. In 1983, he moved to the NTT Atsugi Electrical Communications Laboratories, Kanagawa, Japan. His current research interests include high-speed device design and performance in heterostructure FET's and MESFET's, characterization of heterostructures, and current transport in heterostructures. He is currently a Senior Research Engineer in the Heterostructure Device Section and responsible for research and development of heterostructure FET's.

Dr. Mizutani is a member of the Institute of Electrical and Communication Engineers of Japan and the Japan Society of Applied Physics.