



---

# Variation Issues in On-Chip Optical Clock Distribution

S. L. Sam, A. Chandrakasan, and D. Boning  
Microsystems Technology Laboratories  
Electrical Engineering and Computer Science  
MIT, Cambridge MA





Interconnect Focus Center




## Opportunity: Optical Clock Distribution

- Approach:
  - off-chip optical source
  - distribute by **waveguides**
  - **optoelectronic conversion:** detector and receiver circuit
  - **local electrical clock** network
- Potential Advantages:
  - low skew distribution: **high speed clocking**
  - low noise
  - power reduction
- Variation Concern:
  - how will variation introduce skew and limit optical clocks?




Interconnect Focus Center




---

## Outline: Variation Issues in Optical Clock Distribution

- ❑ Motivation
- ❑ Variation Sources
- ❑ Baseline Optoelectronic Receiver Design
- ❑ Variation Analysis Approach
- ❑ Variation Analysis Results
- ❑ Summary and Future Work



Interconnect Focus Center



---


## Variation Sources in Optical/Electronic System

### ❑ Concerns:


- what variation is expected in the system?
- how will this variation introduce skew and thus limit the achievable on-chip optical clock distribution speeds?

### ❑ Potential Sources of Variation:

- external optical source:
  - jitter, power variations (neglect in this study)
- **waveguides**:
  - geometric variation introducing optical arrival skew
- **opto-electronic receiver -- key focus of this study**
  - detector
  - device/interconnect
  - operating conditions (e.g. power supply, temperature)
- **local electrical clock** distribution (neglect in this study)




Interconnect Focus Center




## Approach: Baseline Receiver Design and Analysis


- Baseline optical receiver circuit design
  - enable variation/design trade-off analysis



- Test chip fabrication
  - validate working design




Interconnect Focus Center




## Baseline Receiver Circuit Design

- Approach: CMOS Transimpedance Amplifier and Voltage Amplification




- Constraints/Design Goals

- 1 GHz bandwidth (in 0.35  $\mu\text{m}$  CMOS)
- standard CMOS without analog extensions
- power dissipation in mW range -- enable dense on-chip optical interconnects





Interconnect Focus Center





## Test Chip Fabrication


- Test chip fabrication:
  - 0.35  $\mu\text{m}$  MOSIS
  - validate working design
  - simple Si diode detector
  - 4 receivers at corners and one at center edge of 2mm x 2mm chip



- Results
  - circuit found to function correctly
  - limitations in received optical power through narrow top metal slits: redesign needed





Interconnect Focus Center




## Variation Analysis Approach

- ❑ Use Spice models for the circuit
- ❑ Approach:
  - consider each variation source (detector, systematic device geometry, environmental)
  - circuit simulation to extract **delay** and **skew**
  - evaluate sensitivity of delay/skew to variation source



Interconnect Focus Center






## Variation Analysis Results (I)

### □ Waveguide variation:


- 10% geometry variation
- 2 ps skew in light arrival time




Input Current	Absolute Skew	Average Power
8 $\mu\text{A}$	8 ps	60 mW
10 $\mu\text{A}$	0 (Nominal)	60 mW
12 $\mu\text{A}$	4 ps	60 mW
89 $\mu\text{A}$	4 ps	35.5 mW
100 $\mu\text{A}$	0 (Nominal)	35.5 mW
111 $\mu\text{A}$	2 ps	35.5 mW
900 $\mu\text{A}$	22 ps	11.5 mW
1000 $\mu\text{A}$	0 (Nominal)	11.5 mW
1100 $\mu\text{A}$	14 ps	11.5 mW

### □ Detector (output current) variation:

- received optical power: 10%
- dark current:  $\sim 1\mu\text{A}$  (constant)
- clock skew vs. current tradeoff: at higher current, fewer amplifier stages needed



Interconnect Focus Center



## Variation Analysis Results (II)

### Receiver device $V_T$ variation:




• Assume area dep. variation:  $\sigma_{\Delta V_T} = \frac{A_{V_T}}{\sqrt{WL}}$

• Matching variation:  $V_T = \mu_{V_T} \pm \frac{3.09}{\sqrt{2}} \sigma_{\Delta V_T}$


- skew as function of % $V_T$  variation
- ~ +/- 20 ps for 15%  $V_T$  variation

### Receiver device channel length variation:

- Consider  $\Delta L$  percent variations
- LARGE skew for 10-20%  $\Delta L$  variation




Interconnect Focus Center




## Variation Analysis Results (III)

- ❑ Receiver power supply variation:
  - Assume +/- 10%  $V_{DD}$  variation
  - LARGE skew impact for modest power supply variations!
- ❑ Receiver operating temperature:
  - Consider T percent variations
  - ~100 ps skew change for 100%  $\Delta T$  variation




### ❑ SUMMARY

Parameter	Skew for 10% variation
Temperature	10ps
Power Supply	100ps
Threshold Voltage	20ps
Poly Length	80ps




Interconnect Focus Center




---

## Conclusions and Future Work

- ❑ Feasibility of on-chip optical interconnects is likely to be limited by the optoelectronic conversion circuitry
- ❑ Variations in the device and operating conditions have a profound impact on the performance of optical clock distribution approach
  - Introduce substantial skew and delay in otherwise ideal system
- ❑ Future work:
  - More robust receiver circuit design should be evaluated
  - Further analysis of other optical applications and system benefits
    - Global on-chip signal distribution feasibility and variation issues
    - Electromagnetic noise reduction, isolation
    - Potential power savings




Interconnect Focus Center



---

## Acknowledgments

- ❑ Faculty and students in the optical interconnect thrust in the MARCO Interconnect Focus Center, including D. Lim and L. Kimerling
- ❑ This work has been supported by the DDR&E and MARCO under the Interconnect Focus Center



Interconnect Focus Center

